A Pulsed UWB Receiver SoC for Insect Motion Control

Denis C. Daly, Student Member, IEEE, Patrick P. Mercier, Student Member, IEEE, Manish Bhardwaj, Student Member, IEEE, Alice L. Stone, Zane N. Aldworth, Thomas L. Daniel, Joel Voldman, John G. Hildebrand, and Anantha P. Chandrakasan, Fellow, IEEE

Abstract—A 2.5 mW wireless flight control system for cyborg moths is presented, consisting of a 3-to-5 GHz non-coherent pulsed ultra-wideband receiver system-on-chip with an integrated 4-channel pulse-width modulation stimulator mounted on a 1.5 cm by 2.6 cm printed circuit board. The highly duty cycled, energy detection receiver requires 0.5-to-1.4 nJ/bit and achieves a sensitivity of —76 dBm at a data rate of 16 Mb/s (10^-3 BER). A multi-stage inverter-based RF front end with resonant load and differential signal chain allow for robust, low energy operation. Digital calibration is used in the baseband amplifier, ADC and DLL to cancel voltage and timing offsets. Through the use of a flexible PCB and 3-D die stacking, the total weight of the electronics is kept to 1 g, within the carrying capacity of an adult Manduca sexta moth. Preliminary wireless flight control of a moth in a wind tunnel is demonstrated.

Index Terms—CMOS integrated circuits, low-power electronics, neural interface, pulse-position modulation, receivers, RF, ultra-wideband (UWB).

I. INTRODUCTION

Scientists and engineers have been fascinated by cybernetic organisms, or cyborgs, that fuse artificial and natural systems. Cyborgs enable harnessing biological systems that have been honed by evolutionary forces over millennia. An emerging cyborg application is hybrid-insect flight control, where electronics and microelectromechanical systems (MEMS) devices are placed on and within insects to alter flight direction. Compared to existing micro- and nano-air vehicles used by the military and other government agencies, insects are appealing because they are small, can travel significant distances, and can carry relatively large payloads. Such a hybrid-insect system would take the best qualities of biology: energy storage, efficient flight control, highly adapted sensing—and combine them with the best qualities of electronics: low weight, small size, deterministic control, and interfacing with computation. A critical component of the hybrid-insect system is the communication link, which provides flight control commands to the insect. A wireless communication link is required for maximum system range and versatility.

Ultra-wideband (UWB) communication, technology that was first demonstrated by Marconi with spark gap transmitters, has shown much promise for the highly integrated, energy efficient low data rate radios that are required by hybrid-insect systems. UWB technology is a form of wireless communication in which signals occupy a wide bandwidth, greater than the lesser of 500 MHz or 20% of the center frequency of the signal, according to the United States Federal Communications Commission (FCC). In 2007, the IEEE 802.15.4a amendment to the 802.15.4 wireless personal area network (WPAN) standard was approved, adding UWB signaling as a physical layer option [1]. Due to the wide bandwidth of UWB signals, they can be efficiently amplified and processed with wide-bandwidth, low Q circuits, which can be easily integrated on-chip with minimal area [2]. One specific method of UWB communication, termed impulse radio ultra-wideband (IR-UWB), is to encode data in short pulses, on the order of nanoseconds. IR-UWB signaling is highly compatible with digital architectures, and very simple digital pulse transmitters consisting of only digital logic and delay elements have been successfully demonstrated [3].

This paper presents work on a hybrid-insect wireless system for flight control of a Manduca sexta hawkmoth (Fig. 1). A base station wireless transmitter sends directional commands to the moth, and a wireless UWB receiver on the moth decodes these commands and sends pulses to the moth’s central nervous system (CNS) via tungsten probes to influence flight direction. The system employs a unidirectional wireless link to reduce the complexity and power consumption of the electronics on the moth. The electronics on the moth are powered by a miniature battery.

The paper focuses on the UWB receiver system-on-chip (SoC) as well as the system integration of the receiver printed circuit board (PCB) on the moth. First, in Section II, background on hybrid-insect systems is provided and the Manduca sexta hawkmoth is introduced. Next, in Sections III and IV, the UWB receiver SoC is described in detail. Finally, in Section V, system results of untethered flight in a wind tunnel are presented.

II. HYBRID-INSECT FLIGHT CONTROL SYSTEMS

For millennia, humans have been able to control the motion or flight of animals through a variety of techniques. Horses are
provided directional commands from humans by reins. Homing pigeons have been selectively bred to be able to find their way home over extremely long distances and are used to deliver messages. Hybrid-insect flight control systems are an example of these existing motion control systems pushed to the micro-scale. A pivotal, early development leading to hybrid-insect systems was the discovery of electrophysiology by Luigi Galvani in the late 1700s; he discovered that electrical sparks caused leg motion in a dead frog. The electrical properties of biological cells and tissues make it possible to interface electronic devices with cells and tissues to deliver electrical stimulation and to obtain electrical recordings.

In the last few decades, due to ongoing miniaturization of electronics, researchers have developed “backpacks” to place on animals, for both electrical stimulation and recording. Demonstrated systems include a stimulator for cockroaches [4], a discrete wireless transmitter for transmitting muscle potentials of a flying locust [5], a discrete frequency modulation (FM) telemetry system for recording electromyogram (EMG) signals from moths [6], [7], and an integrated FM telemetry system for recording neural activity of monkeys [8]. The majority of published work involves electrical recorders and wireless transmitters rather than electrical stimulators and wireless receivers, because recording neural activity has historically been more important than stimulating neurons.

Through ongoing study of the electrical properties of organisms, it is becoming increasingly feasible to control motion through electrical stimulation. In [4], directional locomotion control of a cockroach is achieved through electrical stimulation of afferent nerve fibers on the antennae. Recent work has controlled the wing flapping of a moth through electrical stimulation of muscle groups [9]. A similar stimulation approach has been used to control the flight of a beetle [10]. An alternative to muscle stimulation is to directly stimulate the CNS, which was demonstrated for moth flight control in [11].

A. Manduca Sexta Hawkmoth

In this work, we attempt to control flight of the hawkmoth Manduca sexta, a species that is widely distributed in the Americas. During their lifespan, moths undergo complete metamorphosis, going from egg to larva, to pupa, and then finally to adult moth, which can live in captivity for up to two weeks. There are multiple reasons why moths are ideal for insect flight control systems. First, moths are easily reared in laboratories; the moth colonies used in this research have existed for decades. Second, an adult hawkmoth has a wingspan of 10 cm and a carrying capacity of approximately 1 g, which is large enough to carry the required electronics. In addition, moths have been studied extensively by neurobiologists and physiologists for decades, and thus there is extensive data on their flight control mechanisms. The moth flaps its wings at ca. 25 Hz, and subtle variations in body geometry can alter the direction of flight.

Given the extreme weight and volume constraints imposed by the moth, the electronics to be carried need to be extremely light-weight, low power, and to occupy minimal volume. The total weight must be less than 1 g, the power consumption must be on the order of a few milliwatts, and the volume needs to be on the order of 1 cm³. In addition, a wireless range of tens of meters is required. To meet these stringent specifications requires a high performance, highly integrated, energy efficient receiver SoC. As flight control commands are relatively simple, only low data rate communication (kb/s) is needed.

B. Flight Control Through Abdominal Deflection

A promising approach to altering the flight direction of a moth is to elicit abdominal movements via neural stimulation. The moth’s abdomen plays an important role in flight stabilization. For instance, the moth can initiate a downward trajectory by moving its abdomen downward. It has been shown that pulsed stimulation of the nervous system can generate abdominal movements and thereby bias flight direction [11].

In our system, stimulation pulses are delivered to the nervous system via a 4-electrode tungsten probe. The electrodes are implanted at the ventral junction between the abdomen and thorax. Tungsten wire is used because of its combination of tensile strength, resistance to corrosion, and conductive properties. The electrodes consist of ~15 mm long, 0.004″ diameter tungsten wires electrically coupled to 0.002″ diameter steel wire, which in turn interfaces with the probe. The steel-tungsten junction is encapsulated in hardened-resin epoxy which facilitates handling. The four stimulation sites of the tungsten probe enable multi-directional flight control.

To elicit abdominal deflections, simple monopolar pulses with pulse duration of 1 ms are applied to the CNS via the tungsten probe. Of the four electrodes, at least one electrode needs to be grounded and at least one electrode needs to be provided pulses. Fig. 2(a) plots the abdominal deflection of a moth versus pulse amplitude. The direction of this abdominal deflection depends on the specific electrode which is pulsed and its placement relative to the nervous system, which varies from moth to moth. Generally, the maximum amount of abdominal deflection that can be introduced is on the order of 7° to 10°. A pulse amplitude of approximately 1.5 V or above is required to introduce abdominal deflections. Fig. 2(b) plots the abdominal deflection versus pulse frequency of a different moth. By varying the pulse frequency from 2 Hz to 200 Hz, the amount of abdominal deflection can be varied from 0° to 7°. Based on a transient current measurement, the CNS connection between two tungsten electrodes can be modeled as a resistor with impedance of approximately 25 kΩ.
Following the squarer is a baseband amplifier, and then the squared, resulting in the RF signal being mixed to baseband. This amplifier allows for demodulation of both on-off keying (OOK) and pulse-position modulation (PPM) signals.

The first stage of the receiver signal chain is a RF front end and demodulator, which is described in [12]. Each of the specific components of the receiver SoC is described in the following subsections, except for the digital synchronizer and demodulator, which is described in [12].

### B. RF Front End

For noncoherent receivers, significant gain is required prior to the squarer to obtain a sufficient signal swing such that semiconductor device nonlinearity can be exploited in the squaring element. Passive and active squarers require input voltages on the order of millivolts whereas low noise amplifier (LNA) input voltages can be on the order of tens of microvolts, thus requiring voltage gain of approximately 40 dB. To achieve such large gain, noncoherent receivers typically employ one of two methods: a super-regenerative architecture [13] or a multi-stage linear amplifier [14]. Although a multi-stage linear amplifier requires more power than a super-regenerative amplifier, it allows for simple support of any arbitrary squaring and integration interval. Moreover, a multi-stage linear amplifier is less subject to RF leakage out of the antenna, which can potentially result in FCC spectrum violations or require the use of an RF isolation amplifier. Based on these advantages, a multi-stage linear amplifier topology is selected, with a per-stage gain of approximately 8 dB.

A key design choice is whether to implement the multi-stage amplifier with single-ended or differential circuits. As the RF front end is integrated on the same chip as digital logic and baseband analog circuits, a differential architecture offers significant advantages in terms of substrate noise and power supply immunity. In addition, reduced decoupling capacitance is required, and a differential structure allows for higher quality factor inductors and virtual ground “center-tap” nodes. Thus, a differential RF architecture is selected; however, as all commercially available UWB antennas are single ended, the LNA has a single ended input. Single-ended to differential conversion is realized by the LNA and all later stages are differential. Resonant LC loads are used instead of non-resonant loads as they offer superior gain in the 3-to-5 GHz frequency band at the same power consumption and also have a second order bandpass characteristic which rejects out-of-band interferers [14].

#### 1) Core Amplifier Structure

Given the design choice of a differential amplifier with resonant load, the final key design choice is what amplifier structure to use. One of the most common topologies is the differential pair, shown in Fig. 4(a). This amplifier can operate at very low supply voltages to maximize energy efficiency. The amplifier shown in Fig. 4(a), but with source degeneration, has been demonstrated operating at a supply voltage as low as 0.5 V [14]. In a practical system, however, there are several reasons why such a low supply voltage is not ideal. In mixed signal SoCs with RF, baseband analog and digital logic all on a single chip, additional complexity is required to generate multiple supply voltages. Moreover, there are voltage headroom advantages to operating both RF and baseband analog circuits at higher voltages. For example, nMOS switches operating off a higher supply voltage have an improved $I_{on}$ to $I_{off}$ ratio. Thus, it is preferred to select an...
amplifier topology that is energy efficient at a higher supply voltage.

Two popular approaches for RF amplifiers to take advantage of increased voltage headroom are by cascoding [15] and current reuse [16]. Fig. 4(b) shows an example of a RF gain stage with cascoding, and Fig. 4(c) shows an example of current reuse by using pMOS input devices in tandem with nMOS input devices. In Fig. 4(c), two current sources are used to regulate the current as well as cancel common-mode components, whereas in Fig. 4(d) only one current source is used to regulate current. When only a single current source is used, the power supply can be reduced resulting in improved energy efficiency; however, this comes at the cost of degraded common-mode and power supply rejection.

The circuits presented in Fig. 4(a), (b), and (d) were simulated to determine which topology can achieve the maximum gain at a given power consumption, and the simulated results are presented in Fig. 5. To normalize power consumption, the circuit of Fig. 4(a) is supplied a voltage of 0.57 V and a current of 5.26 mA, whereas the other two circuits are supplied a voltage of 1 V and a current of 3 mA. All three topologies achieve similar performance, except that the cascode amplifier achieves slightly less peak gain and has a narrower bandwidth.

As the inverter-based RF amplifier shown in Fig. 4(d) achieves comparable performance at the same power consumption as the nMOS amplifier shown in Fig. 4(a), but operates off a 1 V supply rather than a 0.57 V supply, this topology is chosen as the core RF amplifier. To achieve a sufficiently large tuning range, the load capacitor is implemented with metal-oxide-metal (MOM) capacitors with 5 bits of tuning as shown in Fig. 6.

2) Low Noise Amplifier: The core RF amplifier described and motivated in preceding subsections serves as the basis of the LNA, shown in Fig. 7. The LNA is an inverter-based RF amplifier that performs single-ended to differential conversion. The LNA is essentially a common-gate, common-source (CG-CS) amplifier [17], with wideband matching to the 50 Ω antenna achieved by the pMOS common-gate amplifier.

When the LNA is enabled, the switch en is closed, connecting the dc output of the differential inverters with the dc input of the inverters. Through negative feedback, the dc voltages at all of the nodes normalize to the same value, $V_{CM}$. To allow the LNA to turn on rapidly, switches are placed in parallel with and these switches are briefly enabled while the LNA turns on. In normal operation, $R_{S1}$ and $R_{S2}$ are sufficiently large that the negative feedback does not degrade gain. When the LNA is disabled, the switch en is opened. $I_{DC}$ is set to 0 A, and
$V_{CM}$ is actively driven to $V_{DD}$. This allows the output dc voltage to freely float, which is necessary for proper calibration of the receiver.

3) Multi-Stage RF Amplifier: Following the LNA are five stages of RF gain. Fig. 8 presents the schematic of the multi-stage RF amplifier, including the LNA. To dc bias the RF gain stages, the center tap of each stage’s inductor is connected to the center taps of adjacent stages’ inductors. Due to the differential voltage across each inductor, these center tap nodes are virtual grounds. Moreover, as all RF amplifiers are biased with the same current density, these nodes are nominally at the same dc voltage. By connecting these nodes together with a low impedance connection, the common-mode rejection ratio (CMRR) is superior to what is achieved with more traditional common-mode feedback (CMFB) techniques like resistive feedback. The Monte Carlo simulated common-mode gain of the five stages of RF gain after the LNA has a mean of 7.7 dB and a standard deviation of 7.5 dB at the RF resonant frequency and a mean of 2 dB and a standard deviation of 0.1 dB at low frequencies.

Each gain stage has a squarer at its output, although at any time only one squarer is enabled. Depending on how much RF gain is needed, a variable number of RF gain stages are enabled, as well as the appropriate squarer.

C. Squarer

A squarer serves two functions in the receiver: to frequency shift (or mix) the received RF signal to baseband and to square its amplitude. It is possible to design an entirely passive squarer that consumes no dc bias current; however, these passive squaring circuits are traditionally single ended [14] or pseudo-differential [18]. In this work, a passive, differential squarer is employed that uses transistors biased in the triode region (Fig. 9). The differential squarer is made possible by the inverter-based RF amplifier, as the output voltage of the RF amplifier is nominally midrange, thereby allowing both nMOS and pMOS devices to have sufficient gate overdrive. The squarer consumes no static bias currents or active power and has near zero dc output voltage offsets. A key advantage of this structure is that fairly well matched differential outputs are generated. Due to its nonlinear transfer function, the squarer requires RF inputs with amplitudes above approximately 10 mV. At a 10 mV RF input, the single-ended output voltage amplitude is $\sim 0.7$ mV.

D. Baseband Amplifier

Following the squarer is a baseband signal chain consisting of a three-stage amplifier followed by an integrator and ADC (Fig. 10). The baseband amplifiers are simple differential pairs with resistive loads. The cumulative differential gain of the baseband amplifier chain is simulated to be 83 V/V and the 3 dB bandwidth is 230 MHz. The large baseband gain is required to amplify the squarer output from amplitudes as low as 0.5 mV. Each differential pair operates off a 1 V supply, is supplied with resistive loads. The cumulative differential gain of the baseband amplifier stage, the DAC consists of current sources that can connect to any of the three baseband amplifier stages. This allows for fine offset control without requiring very small
current sources. To ensure monotonicity as the DAC code increases, the current sources transition from being unconnected, to being connected to the final amplifier stage, to eventually being connected to earlier amplifier stages. Depending on whether a positive or negative offset needs to be cancelled, the current sources can connect to the positive or negative output nodes.

During calibration, the LNA is disabled and the baseband inputs are shorted to the same dc value. Next, the integrator and ADC convert the baseband output to a digital value. The ADC output code is processed by a slope tracking state machine to adjust the DAC until the ADC output code approaches the desired ADC value.

E. Integrator and ADC

Following the baseband amplifier is an integrator and ADC. Both the integrator and ADC are clocked at 32 MHz, resulting in an integration period of 31.25 ns. The output of the ADC is a digital representation of the total RF energy received within the 31.25 ns integration period. This absolute measurement of energy is preferred to a relative measurement of energy, because it allows for demodulation of both PPM and OOK data.

The ADC consists of two single ended ADCs, operating on the positive and negative integrator outputs and each generating 5 bits of information. The difference between these ADC values generates a 6 bit output code, although if perfect matching is assumed, only 5 bits of useful information is generated. Despite this limitation, the pseudo-differential structure offers improved power supply rejection and common-mode rejection compared to a single ended 5 bit structure, while also allowing for a simpler implementation than a fully differential structure.

Having the integration output quantized to multiple bits is useful for gain control and for accurate timing synchronization. Due to the 5 bits of ADC information combined with coding on the transmitter, the receiver is able to synchronize with an accuracy of ±1 ns while being clocked with a period of 31.25 ns [12].

The integrator and ADC are jointly designed to not require any high frequency clocks, as well as to allow for a simple integrator that does not need op amps, loads with high output impedance, or positive feedback. A detailed block diagram of the integrator and ADC are shown in Fig. 11. Together, the integrator and ADC are similar to a single-slope integrating ADC, but with some key differences. The differential inputs are first passed through a differential transconductor to convert the input voltage to a current. This current discharges up to six stages from $V_{DD}$ in succession, similar to that of a dynamic inverter. The differential rate of discharge between the positive and negative ADCs is based on the differential input voltage, and thus an integration function is realized. Based on the number of stages that are discharged in the integration period, 2 bits of coarse quantization are generated. Only 2 bits of information are generated from the six stages because the first two stages are not considered in the coarse quantization. The first two stages should ideally always be discharged by the end of an integration period and thus do not contribute information. These first two stages serve to cancel out the static, zero-input dc current of the differential transconductor that is required to appropriately bias the transconductor in a linear region. Additionally, the time while these first two stages are being discharged is leveraged by the final four stages to evaluate the previous integration value.

The ADC generates an additional 3 bits of fine quantization that are combined with the 2 bits of coarse quantization. These 3 bits are generated by quantizing the capacitor voltage of the stage that was being discharged at the end of the integration period with a flash ADC. The capacitor voltages on stages three through six are temporarily held constant while the appropriate flash ADC resolves. During this time period, the next integration period has already begun by discharging stage one. A simple flash ADC with a resistive ladder DAC is used to generate these 3 bits. Thus, 5 bits of data are generated by the integrator and ADC. Both positive and negative outputs of the transconductor are independently processed by this integrator and ADC structure, and thus a pseudo-differential output is generated. The integrator and ADC architecture would only need slight modifications to allow for the use of a differential ADC.

F. Clocking

The SoC is designed to be clocked off a fixed 32 MHz oscillator that is always enabled. Due to the noncoherent signaling, clock frequency and timing synchronization accuracy requirements between transmitter and receiver are dramatically reduced. Through the use of a Pierce oscillator stabilized with a quartz crystal, it is possible to achieve frequency accuracies on the order of ±20 ppm [19], allowing the transmitter and receiver to require only one synchronization per packet, without any phase tracking during the packet payload.

For the receiver to successfully decode data, the integrator and ADC must be phase aligned with the received data. This phase alignment is achieved with a digital synchronization algorithm and a DLL. Based on the result of the digital synchronization, an appropriate phase from the DLL is used to clock the integrator and ADC. During synchronization, the DLL is bypassed and the integrator and ADC are provided the same clock phase as the rest of the digital logic. As the DLL is not being used, the DLL can be calibrated during this time by a successive approximation register (SAR) state machine.

The digital baseband achieves synchronization accuracy of ±1 ns in an integration window of 31.25 ns, and the DLL is designed to match these specifications. The DLL has 16 outputs, each nominally spaced 1.95 ns apart from one another. Due to the noncoherent signaling, the DLL does not need to have good linearity, and thus it is possible to use very simple delay elements and simple calibration logic. Fig. 12 presents a simplified schematic of the DLL. The core delay element consists of...
a current starved inverter, and a DAC is used to control the bias current of the inverter. All outputs of the DLL are passed to a digital, synchronous state machine.

As the integrator and ADC operate off a different clock phase than the rest of the digital logic, there is a potential for timing violations or clock offsets at the interface. To address this problem, retiming registers connect to the ADC outputs. These retiming registers can be either positive or negative-edge triggered to ensure sufficient setup and hold time.

G. Digital State Machine and Duty Cycling

As the receiver peak data rate of 16 Mb/s is much larger than the required data rate in the system, the receiver is designed to be duty cycled. Duty cycling is implemented through the use of a programmable digital state machine. Between packets, the radio and modem are disabled and all digital logic is clock gated except for a sleep counter. This low power sleep mode continues until the sleep counter reaches a programmable count value. At this point, the receiver state machine is triggered, and the receiver attempts to receive a packet.

To receive a packet, the digital state machine first enables the RF and analog circuits, which turn on within one clock cycle. Before the receiver modem performs packet detection, the receiver state machine performs calibration of the DLL, baseband amplifier and integrator. This calibration only takes a few microseconds, and is performed before every packet reception to account for any change in temperature or supply voltage since the last packet reception attempt.

H. Stimulation Logic

A key circuit block on the receiver SoC is the stimulator logic which drives the stimulator electrodes (Fig. 13). The stimulator logic consists of a frequency divider, a pulsewidth modulation (PWM) generator and output logic. The clock divider divides the 32 MHz system clock to a stimulator clock of approximately 1 kHz. This low frequency clock serves as the master clock for the PWM generator, which generates a pulse burst with programmable on time, frequency, and number of pulses in a burst. The receiver offers support for up to 8 output channels, and each output channel can be individually set to ground, to the pulse signal, or to a high impedance state. Level converters convert the output signals to 2.5 V, as 1 V is not sufficient to elicit an abdominal movement response from the moth. The stimulation logic is programmed based on received packet data.

IV. UWB RECEIVER SoC: MEASUREMENT RESULTS

The receiver is implemented in a 90 nm CMOS process and a die photo of the chip is shown in Fig. 14. The die area is 2.6 mm by 2.1 mm, and the area is dominated by digital logic, which occupies the right side of the die. Due to the significant amount of digital logic integrated on the same die as the RF front end, there is significant potential for digital supply and substrate noise to result in degraded analog and RF performance. This motivated the use of a differential receiver architecture. Additionally, substrate contact rings are used to isolate the digital and analog blocks, as well as reduce the potential for feedback coupling in the high gain RF front end. The receiver is packaged in a 40-lead QFN package and mounted on an FR4 PCB.

A. Sub-Block Measurements

The differential voltage gain of the RF front end scales from 6 dB to 45 dB depending on the gain setting. Noise figure measurements are made with an Agilent N4002A noise source connected to an Agilent MXA N9020 Signal Analyzer. The minimum noise figure in the 3.5, 4.0, and 4.5 GHz bands is measured to be 7.7, 9.0, and 9.1 dB, respectively. The receiver achieves an SNR of $-10.5$ dB, $-9.8$ dB, and $-7.8$ dB in the 3.5, 4.0, and 4.5 GHz bands, respectively.

The squarer is characterized by applying RF input signals to the LNA and directly measuring the outputs of the differential squarers. Ideally, the output voltage amplitude should linearly increase with power and the positive and negative outputs should be identical. The measured results, shown in Fig. 15, achieve very good power-voltage linearity and matching.

To test the integrator and ADC, off-chip signals are applied to the input of the differential transconductor. ADC static and
dynamic measurements are complicated by the fact that the integrator cannot be de-embedded from the ADC and that there is no sampling switch. Thus, inputs are effectively time averaged, making it difficult to measure ADC performance by applying sinusoidal inputs. Instead, to measure linearity, dc inputs need to be applied. Fig. 16 presents the differential nonlinearity (DNL) and integral nonlinearity (INL) of the ADC. The measured DNL is less than 1 least significant bit (LSB) and the INL is less than 2 LSB. The symmetric, nonlinear nature of the INL is due to the differential transconductor.

Dynamic performance of the integrator and ADC is measured by applying pulses of varying width, simulating the receiver in normal operation (Fig. 17). By applying pulse inputs rather than dc inputs, the bandwidth of the integrator is tested. The measurement results indicate a monotonic response and fairly good linearity, with the linearity likely limited by the differential transconductor.

**B. Bit Error Rate and Interference Measurements**

The test setup employed to measure the receiver bit error rate (BER) consists of the UWB receiver, power supplies, a laptop, a spectrum analyzer, and an ideal UWB transmitter consisting of an arbitrary waveform generator (AWG), a vector signal generator (VSG), and a RF interference generator. Fig. 18 presents the BER of the receiver in different frequency bands at its highest gain setting and at different gain settings with $f_c = 4.0$ GHz. The receiver achieves a maximum sensitivity of $-76$ dBm at a data rate of 16 Mbps and a BER of $10^{-3}$. The sensitivity scales by 35 dB from the lowest to highest gain setting, allowing for a trade-off of power consumption for sensitivity.

The BER of the receiver has been characterized in the presence of varying supply voltages, to determine the resilience of the receiver to power supply variation. A variation in the core supply voltage of $50$ mV results in only a 2 dB degradation in sensitivity. Throughout these measurements, none of the receiver components are recalibrated from the nominal values, including the baseband offset compensation DAC, the RF front end capacitor tuning, and the differential transconductor current.

In a practical wireless system, the receiver must reject interfering signals, both in-band and out-of-band. Key potential sources for out-of-band interferers include 802.11 at 2.45 GHz and 5.25 GHz, as well as Bluetooth at 2.45 GHz. Table I presents the maximum tolerable out-of-band interferer power at 2.45 GHz and 5.25 GHz. In these measurements, the receiver is first set to its maximum gain setting and the UWB input power is set such that the BER of the receiver is $10^{-6}$. When $f_c = 4.0$ GHz, this corresponds to an input power level of $-73$ dBm. Next, the interferer tone is generated and combined with the UWB signal. The maximum tolerable out-of-band power level corresponds to the maximum interferer power level when the BER is less than $10^{-3}$. Similar measurements have been taken with in-band interferers, and the maximum tolerable in-band interferer has power $-1$ dB to 3 dB relative to the UWB signal power, depending on the RF channel frequency.
Sensitivities, it is possible to normalize receiver sensitivity to a better compare receivers of different energy/bit, data rates, and thus have limited utility in practical systems. As an attempt to a low energy/bit achieve a very poor sensitivity and range, and linearity, die area, etc. For example, many radios that achieve utility as it does not account for receiver sensitivity, front end energy/bit values; however, the energy/bit metric has limited and noncoherent. The receiver achieves one of the lowest receivers, both narrowband and wideband as well as coherent and noncoherent. The receiver achieves one of the lowest energy/bit values; however, the energy/bit metric has limited utility as it does not account for receiver sensitivity, front end linearity, die area, etc. For example, many radios that achieve a low energy/bit achieve a very poor sensitivity and range, and thus have limited utility in practical systems. As an attempt to better compare receivers of different energy/bit, data rates, and sensitivities, it is possible to normalize receiver sensitivity to a constant data rate. This normalized sensitivity is similar to noise figure, but offers a measure of the entire receiver performance rather than just the noise performance of the RF front end. The following tenet forms the basis of the normalized value.

A 10 dB improvement in receiver sensitivity is equivalent to a decrease in data rate by 10× at a constant energy/bit.

This tenet is based on the fact that for a given modulation scheme and a fixed noise figure, data rate scales linearly with bandwidth, and a 10× decrease in bandwidth results in a 10 dB improvement in sensitivity based on the following equation:

\[ P_{r,\text{min}} = -174 \text{dBc/Hz} + 10 \log(BW_{\text{Hz}}) + SNR_{\text{min}} + \text{NF} \]  

In (1), \( P_{r,\text{min}} \) represents the sensitivity, \( BW \) represents the noise bandwidth, \( SNR_{\text{min}} \) represents the minimum signal-to-noise ratio (SNR) required at the output of the receiver, and \( NF \) represents the noise figure of the receiver. If \( NF \) and \( SNR_{\text{min}} \) remain constant, then a 10× decrease in bandwidth results in a 10 dB improvement in sensitivity.

The tenet is also based on the approximation that noise bandwidth should ideally scale linearly with power consumption, resulting in a constant energy/bit. While this approximation is not fundamental, the following two examples provide some justification. For example, if ten identical narrowband radios are operated simultaneously, each in a different frequency band, the av-

### Table I

<table>
<thead>
<tr>
<th>Interferer Freq.</th>
<th>Maximum Interferer Power (dBm)</th>
<th>f_c = 3.5 GHz</th>
<th>f_c = 4.0 GHz</th>
<th>f_c = 4.5 GHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.45 GHz</td>
<td>-22 dBm</td>
<td>-19 dBm</td>
<td>-23 dBm</td>
<td></td>
</tr>
<tr>
<td>5.25 GHz</td>
<td>-30 dBm</td>
<td>-30 dBm</td>
<td>-41 dBm</td>
<td></td>
</tr>
</tbody>
</table>

### Table II

<table>
<thead>
<tr>
<th>Receiver component</th>
<th>Power Consumption</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leakage</td>
<td>0.64 mW</td>
</tr>
<tr>
<td>Crystal oscillator</td>
<td>0.15 mW</td>
</tr>
<tr>
<td>Clock tree (sftc)</td>
<td>0.13 mW</td>
</tr>
<tr>
<td>Delay locked loop</td>
<td>0.05 mW</td>
</tr>
<tr>
<td>Baseband amplifier &amp; ADC</td>
<td>1.51 mW</td>
</tr>
<tr>
<td>LNA</td>
<td>5.90 mW</td>
</tr>
<tr>
<td>RF Amplifier</td>
<td>0 mW to 14.30 mW</td>
</tr>
<tr>
<td>Total idle power</td>
<td>0.92 mW</td>
</tr>
<tr>
<td>Total active power</td>
<td>8.38 mW to 22.69 mW</td>
</tr>
</tbody>
</table>

C. Power Consumption and Energy/Bit

As the receiver SoC is targeted for low power, highly energy constrained applications, significant effort was spent to minimize overall power consumption and energy/bit. A breakdown of power consumption is shown in Table II. Due to the extensive digital logic and the absence of power gating switches, the total leakage power is 0.64 mW. The always-on crystal oscillator consumes 0.15 mW. When the receiver is in idle mode, the clock tree is extensively gated; however, an additional 0.13 mW of power is still consumed. The overall receiver power consumption is dominated by the LNA and the RF amplifiers that consume approximately 2.85 mW of power consumption, and the five-stage RF amplifier consumes a total of 14.30 mW of power when all five stages are enabled. At a data rate of 16 Mb/s at the lowest gain setting, the entire receiver consumes 8.38 mW of power and at the highest gain setting, the receiver consumes 22.69 mW of power. When the receiver is duty cycled to low, kb/s data rates, the average power consumption is reduced to the order of a few milliwatts, ultimately limited by leakage power. By adding power gating switches, the average receiver power consumption could approach the microwatt level at kb/s data rates. The receiver power consumption is constant regardless of the RF center frequency and includes the power of the digital backend when decoding data; however, these power measurements do not account for the energy required for synchronization at the start of a packet.

As the receiver operates at an instantaneous data rate of 16 Mb/s, the energy/bit of the receiver is 0.5-to-1.4 nJ/bit depending on the gain setting. Table III and Fig. 19(a) present the energy/bit of the receiver compared to previously published receivers, both narrowband and wideband as well as coherent and noncoherent. The receiver achieves one of the lowest energy/bit values; however, the energy/bit metric has limited utility as it does not account for receiver sensitivity, front end linearity, die area, etc. For example, many radios that achieve a low energy/bit achieve a very poor sensitivity and range, and thus have limited utility in practical systems. As an attempt to better compare receivers of different energy/bit, data rates, and sensitivities, it is possible to normalize receiver sensitivity to a constant data rate.
average data rate increases by 10× and the average received power increases by 10 dB, but the energy/bit remains constant. Alternatively, if a radio is duty cycled by 10×, both the average data rate decreases by 10× and average received power decreases by 10 dB, but the energy/bit remains constant. In practice, increasing data rates usually results in a sub-linear increase in power consumption, resulting in high data rate radios achieving a better energy/bit at the same scaled sensitivity as low data rate radios. Moreover, leakage power consumption often degrades the energy/bit of radios when they are highly duty cycled. Despite these limitations, the scaled sensitivity metric serves as an effective number (like noise figure) to compare the performance of a wide variety of receivers, both coherent and noncoherent and of varying data rates.

Normalized sensitivity is included as a column in Table III and Fig. 19(b) plots normalized sensitivity versus energy/bit for previously published receivers and this work. Ideally a receiver is positioned at the lower-left corner of this plot, achieving a good normalized sensitivity and a minimum energy/bit. The receiver presented in this paper compares favorably with previously published work. From the plot, there is a definite trade-off between energy/bit and normalized sensitivity.

Table III: Comparison of Receiver With Previously Published Work

<table>
<thead>
<tr>
<th>Author</th>
<th>Data Rate (kbps)</th>
<th>Power (mW)</th>
<th>E/bit (nJ/bit)</th>
<th>Sens. at data rate (dBm)</th>
<th>Sens. scaled to 100kbps (dBm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Porret [21]</td>
<td>24</td>
<td>1</td>
<td>41.6</td>
<td>–95</td>
<td>–89</td>
</tr>
<tr>
<td>Chen [22]</td>
<td>200</td>
<td>21</td>
<td>105</td>
<td>–82</td>
<td>–85</td>
</tr>
<tr>
<td>Emira [23]</td>
<td>11000</td>
<td>114</td>
<td>10.3</td>
<td>–86</td>
<td>–106</td>
</tr>
<tr>
<td>Otis [24]</td>
<td>5</td>
<td>0.4</td>
<td>80</td>
<td>–101</td>
<td>–88</td>
</tr>
<tr>
<td>Darabi [25]</td>
<td>11000</td>
<td>360</td>
<td>32.7</td>
<td>–88</td>
<td>–108</td>
</tr>
<tr>
<td>Chen [26]</td>
<td>300</td>
<td>2.8</td>
<td>5.6</td>
<td>–80</td>
<td>–87</td>
</tr>
<tr>
<td>Lee [14]</td>
<td>16700</td>
<td>42</td>
<td>2.5</td>
<td>–77</td>
<td>–99</td>
</tr>
<tr>
<td>Markelov [27]</td>
<td>3000</td>
<td>38</td>
<td>12.7</td>
<td>–84</td>
<td>–99</td>
</tr>
<tr>
<td>Fletcher [28]</td>
<td>100</td>
<td>0.052</td>
<td>0.5</td>
<td>–72</td>
<td>–72</td>
</tr>
<tr>
<td>Zheng [29]</td>
<td>15600</td>
<td>102</td>
<td>6.51</td>
<td>–75</td>
<td>–97</td>
</tr>
<tr>
<td>Bhorquez [31]</td>
<td>120</td>
<td>0.4</td>
<td>3.3</td>
<td>–93</td>
<td>–94</td>
</tr>
<tr>
<td>Reitz [32]</td>
<td>250</td>
<td>30.25</td>
<td>121</td>
<td>–96</td>
<td>–100</td>
</tr>
<tr>
<td>Verhelst [33]</td>
<td>20000</td>
<td>3.1</td>
<td>0.159</td>
<td>–65</td>
<td>–88</td>
</tr>
<tr>
<td>This work</td>
<td>16000</td>
<td>11</td>
<td>0.7</td>
<td>–50</td>
<td>–72</td>
</tr>
</tbody>
</table>

Fig. 21. Flexible PCB: (a) top, (b) bottom, and (c) side.

V. SYSTEM INTEGRATION AND MEASUREMENT RESULTS

Although the receiver is highly integrated, in the hybrid-insect system, additional electronic components are required. Fig. 20 shows a block diagram of the electronics that are used. The key components include the receiver SoC, a microcontroller, 2.5 V dc-dc converter, 1 V low drop-out (LDO) regulator, miniature coin cell battery, on-off switch, crystal resonator, LED, antenna, and discrete inductors, resistors and capacitors. The electronic components are soldered to a flexible, 4-layer PCB. A flexible PCB allows for a 60–70% reduction in weight and thickness compared to a rigid PCB. Photos of the PCB are shown in Fig. 21. The entire system consumes an average power of 2.5 mW when the receiver attempts to receive a 68 bit synchronization packet every 1 ms.

The electronics are powered by a 1.4-to-1.6 V silver oxide, size 362 coin cell battery that is capable of sourcing the 2.5 mW consumed by the electronics. The battery has a typical capacity of 27 mAh, weighs 0.32 g, and has an impedance at 40 Hz of 10-to-20 Ω. As the receiver SoC requires 1.0 V and 2.5 V supply voltages, dc-dc converters are used to generate the required voltages from the battery. To further reduce form factor and weight, only a single decoupling capacitor is used for each supply voltage. A miniature on-off power switch is used to enable the dc-dc converters, so that the receiver does not consume any static current when turned off.

It is important to note that while duty cycling or through parallelism, the instantaneous sensitivity (or minimum detectable signal) does not change, and thus the sensitivity of the receiver has neither improved nor worsened.

1It is important to note that while duty cycling or through parallelism, the instantaneous sensitivity (or minimum detectable signal) does not change, and thus the sensitivity of the receiver has neither improved nor worsened.
A key limitation of the receiver SoC is that it has no embedded flash memory and that on power-up it must be programmed to an appropriate state through its digital shift register. A Texas Instruments MSP430 microcontroller with embedded flash memory is included in the system and serves as a power-up programmer. To reduce the form factor and weight, the MSP430 microcontroller is combined in a single QFN package with the receiver SoC by stacking the receiver bare die on top of the microcontroller bare die.

As the receiver cannot send an acknowledgement when a packet has been received, it is not possible for the operator to determine that the receiver is successfully receiving packets and stimulating the moth. As a workaround, a miniature red LED is attached to the PCB and is connected to one of the four stimulation channels. Thus, when the moth is being stimulated, the LED rapidly turns on and off and is visible to the naked eye. A red LED is used because moths cannot see the color and it does not influence their flight.

Table IV presents a weight breakdown of the components attached to the moth. The total weight of all components is 1 g, including the tungsten probe and a harness that is used to attach the PCB to the moth. The Silver-Oxide battery consumes nearly one-third of the total weight. Although lighter batteries exist, none were found that could provide the average current levels required by the receiver SoC.

A. Attaching PCB to Moth

As the average adult moth weighs only 2.5 g, it is a challenge for them to carry the 1 g of hardware. In fact, previous literature has only demonstrated a carrying capacity of 0.7 g [6]. For maximal carrying capacity, any weight attached to the moth must be located near the moth’s center of mass. Two alternatives for attaching electronics to the moth are dorsal mounting by attaching the PCB to the moth like a dorsal fin, or ventral mounting by attaching the PCB with a harness. For ventral mounting, a harness is used that is designed to stabilize and position the hardware at the moth’s center of gravity. Based on multiple tests, dorsal mounting allows for a maximum carrying capacity of 0.5 g whereas ventral mounting with a four-point harness allows for a maximum carrying capacity of 1 g, and thus ventral mounting was used.

B. Flight Tests

Moth flight tests were conducted in a wind tunnel, and a photo of the wind tunnel test setup is shown in Fig. 22. Multiple video cameras, both high speed and regular speed, were used to capture moth movement. The UWB transmitter [20] was placed on the top of the wind tunnel, and a reference receiver was placed on the bottom of the wind tunnel in view of the cameras. The reference receiver serves as a secondary LED indicator, to indicate when the moth is being stimulated with pulses. To encourage flight, the wind tunnel was set up with a 30 cm/s wind flow, and all tests were conducted in the dark, as moths typically fly at dusk in an upwind direction. In addition, a sex-pheromone lure was placed upwind from the moth, so that the moth would be encouraged to fly to it.

In a preliminary flight control experiment, a moth was able to fly while carrying the electronics, and the moth’s flight direction changed in response to a pulse stimulus. The photo shown in Fig. 23 presents a time-lapsed view of two consecutive flight trajectories of the same moth while being stimulated. In both trajectories, the moth responds to a pulse stimulus with a leftward turn, with a change of bearing of 195° during 500 ms of stimulation in the trajectory on the left and a change of 162° during 350 ms of stimulation in a trajectory on the right. The same pulse stimulus pattern is applied in both trajectories.

The flight control results presented here are preliminary, in that only a single moth has been tested with the receiver with only a single stimulation pattern; however, the results do demonstrate successful operation of the receiver electronics and successful flight of the moth. In addition, in separate experiments, CNS stimulus of a loosely-tethered moth has also been shown to
influence flight direction [11]. Regardless, significant advances in understanding the neural control of flight in the moth are required before robust, multi-directional flight control can be achieved.

VI. CONCLUSION

This paper describes a hybrid-insect flight control system wherein electronics are placed on a Manduca sexta moth and the flight direction of the moth is controlled wirelessly. In the system, a highly integrated UWB receiver SoC is mounted on a miniature, flexible PCB and attached to a moth with a harness. The receiver leverages noncoherent, UWB signaling to relax frequency tolerances and to allow for the use of wideband, highly digital architectures. To improve energy efficiency while operating at a fixed 1 V supply, the RF front end uses a multi-stage differential inverter based amplifier with resonant LC load. Extensive digital calibration is used in the baseband amplifier, ADC and DLL to rapidly cancel analog voltage and timing offsets. As adult moths have a maximum carrying capacity of 1 g, several steps were taken to reduce overall system weight, including 3-D stacking and using a flexible PCB. The weight of the system is dominated by the battery, which is sized to achieve sufficient battery lifetime and to supply the average, milliwatt power levels required by the radio. Preliminary flight control of a moth was demonstrated, with a battery powered UWB receiver successfully receiving a packet and stimulating the moth, thereby changing the moth’s direction of flight.

ACKNOWLEDGMENT

The authors thank STMicroelectronics for chip fabrication, Texas Instruments for supplying a microcontroller, andogg Davidowitz, Susan Loudon, Armin Hintwirth, Nathan Ickes, Helen Liang, and Parth Sethi for testing assistance.

REFERENCES


Authorized licensed use limited to: MIT Libraries. Downloaded on January 12, 2010 at 10:36 from IEEE Xplore. Restrictions apply.


Denis C. Daly (S’02) received the B.A.Sc. degree in engineering science from the University of Toronto, Toronto, Ontario, Canada, in 2003, and the M.Eng. and Ph.D. degrees from the Massachusetts Institute of Technology, Cambridge, MA, in 2005 and 2009, respectively.

His research interests include low-power wireless transceivers, ultra-low-power systems, and highly digital RF and analog circuits. From May 2005 to August 2008, he worked in the Wireless Analog Technology Center at Texas Instruments, Dallas, TX, designing transceiver modules. From May 2003 to August 2003, he worked on high-speed signaling systems at Intel Laboratories, Hillsboro, OR.

Dr. Daly was awarded a Student Paper Prize at the 2006 RFIC Symposium and won third place in the 2006 DAC/ISSCC Student Design Contest (Operations System Category). He received Natural Sciences and Engineering Research Council of Canada (NSERC) Postgraduate Scholarships in 2003 and 2005.

Patrick P. Mercier (S’04) received the B.Sc. degree in electrical and computer engineering from the University of Alberta, Edmonton, AB, Canada, in 2006, and the S.M. degree in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, in 2008, where he is currently pursuing his doctoral degree.

From May 2008 to August 2008, he worked in the Microprocessor Technology Lab at Intel Corporation, Hillsboro, OR, designing spatial encoding and low-swing circuits for multi-core on-chip communication networks. His research interests include the design of energy-efficient RF circuits and digital systems for both wired and wireless communication applications.

Mr. Mercier was the recipient of the Intel Foundation Ph.D. fellowship and the NSERC Postgraduate scholarship in 2009, and the NSERC Julie Payette research scholarship in 2006.

Manish Bhardwaj received the Bachelor of Applied Science (Honors) degree from the Nanyang Technological University, Singapore, in 1997, and the Ph.D. degree in electrical engineering and computer science from the Massachusetts Institute of Technology, Cambridge, MA, in 2009.

He designed application-specific digital signal processors for Siemens Semiconductors from 1997 to 1999. From 2001 to 2005, he was a co-founder and Vice President at Engim Inc., a wireless semiconductor startup in Acton, MA, that designed chips for wideband 802.11 access points operating at 162 Mbps.

Alice L. Stone received the B.S. degree with Honors in biology from the University of Michigan, Ann Arbor, MI, in 1985, and completed training for certification as a secondary school teacher at Northern Arizona University in 1988.

From August 1988 to May 1992, she worked as a middle school science teacher for the Tuscon Unified School District. Her research career at the University of Arizona includes managing research projects in immunoparasitology, tissue engineering, and neurobiology. Her technical skill set includes microdissection and animal surgery, cell culture, histology, immunohistochemistry, protein analysis, and imaging of biological samples via light, fluorescent and electron microscopy. She has co-authored eight scientific papers in veterinary pathology and biomedical engineering journals and is a coauthor of 18 poster/podium presentations at scientific meetings in the fields of pharmacology and toxicology, parasitology, tissue engineering, and MEMS engineering.

Ms. Stone received the Edmund A. Arbas Award from the Arizona Research Laboratories at the University of Arizona in April 2009.

Zane N. Aldworth received the B.S. degree in physics from the University of Puget Sound, Tacoma, WA, in 1998, the B.S. degree with honors in biology from Montana State University, Bozeman, MT, in 1999, and the Ph.D. degree in cell biology and neuroscience in 2007 while working in the Center for Computational Biology at Montana State University.

He is currently a research associate in the Biology Department at the University of Washington. His research interests include neural ethology, neural coding and structure-function relations in neural systems.

During his doctoral studies, Dr. Aldworth received the Phil Koprina Graduate Fellowship and the Gary K. Lynch Memorial Award. He is an active member in the Society for Neuroscience and the Society of Integrative and Comparative Biology.

Thomas L. Daniel received the B.S. and M.S. degrees in biology from the University of Wisconsin–Madison, and the Ph.D. degree in biology from Duke University, Raleigh, NC, in 1976, 1978, and 1982, respectively.

From 1982 to 1984, he was the Bantrell Fellow in Engineering Sciences at the California Institute of Technology where he worked on the aerodynamics of flexible wings. Since 1984 he has been with the University of Washington Biology Department where he is currently the Joan and Richard Komen Chair of Biology. He was the founding Chair of the Department of Biology at the University of Washington from 2001 to 2008 and is currently serving as Interim Dean of Research for the College of Arts and Sciences. His research focuses on the control and dynamics of animal locomotion with programs on neural muscular dynamics as well as insect flight aerodynamics.

Dr. Daniel has received several awards, including a John D. and Kathryn T. MacArthur Fellowship, a University of Washington Distinguished Teaching Award and the University Distinguished Graduate Mentor Award. He serves on the editorial boards of several journals including the Biology Letters of
Royal Society and PLOS Computational Biology. He serves on the Board of Directors of the Allen Institute of Brain Science and on the P. G. Allen Experience Learning Community (ELC).

Joel Voldman received the B.S. degree in electrical engineering from the University of Massachusetts, Amherst, MA, in 1995, and the M.S. and Ph.D. degrees in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 1997 and 2001.

Following this, he was a postdoctoral associate at Harvard Medical School, where he studied developmental biology. Since 2002, he has been with the Massachusetts Institute of Technology, where he is currently an Associate Professor. His research interests include microscale manipulation of cells for cell sorting, dielectric cell analysis, and stem cell biology.

Dr. Voldman has received several awards, including an NSF CAREER award and the ACS Young Innovator Award. He is a member of the technical program committee for the microTAS conference, and has been a member of the Transducers, IEEE MEMS, and International Society for Stem Cell Research program committees.

John G. Hildebrand is Regents Professor and founding Head of the Department of Neuroscience at the University of Arizona in Tucson. He joined the faculty at Arizona in 1985 after teaching at Harvard and Columbia Universities. He and his coworkers study insect nervous systems, with a current focus on the neurobiology of the olfactory system and its roles in behavior as well as related areas of chemical and sensory ecology. This work teaches us about mechanisms that are common to vertebrate and invertebrate nervous systems and at the same time contributes to knowledge that will help alleviate the harm done by insects that are predators of the human food supply or carriers of disease. Dr. Hildebrand is past president of several scientific societies and a frequent consultant to federal agencies, private foundations, and companies. Among his strongest interests is education at all levels, and in that connection he serves as chairman of the Board of Neuroscience Schools of the International Brain Research Organization (IBRO) and as a member of the Training Advisory Committee of the APA/ANDP/NIH Diversity Program in Neuroscience. He is a member of the National Academy of Sciences, the American Academy of Arts and Sciences, and the German Academy of Sciences “Leopoldina”; a foreign member of the Norwegian Academy of Science and Letters; and a fellow of the AAAS, the Entomological Society of America, and the Royal Entomological Society. He was recently named an Einstein Professor by the Chinese Academy of Sciences. Other honors include a Lifetime Achievement Award, American Psychological Association Diversity Program in Neuroscience; Outstanding Service Award for Contributions to the Biological Sciences, American Institute of Biological Sciences; Silver Medal, International Society for Chemical Ecology; and Founders Memorial Award, Entomological Society of America.

Anantha P. Chandrakasan (M’95–SM’01–F’04) received the B.S. M.S., and Ph.D. degrees in electrical engineering and computer sciences from the University of California at Berkeley in 1989, 1990, and 1994, respectively.


Prof. Chandrakasan was a co-recipient of several awards including the 1993 IEEE Communications Society’s Best Tutorial Paper Award, the IEEE Electron Devices Society’s 1997 Paul Rappaport Award for the Best Paper in an EDS publication during 1997, the 1999 DAC Design Contest Award, the 2004 DAC/ISSCC Student Design Contest Award, the 2007 ISSCC Jack Kilby Award for Outstanding Student Paper. He has served as a technical program co-chair for the 1997 International Symposium on Low Power Electronics and Design (ISLPED), VLSI Design ’98, and the 1998 IEEE Workshop on Signal Processing Systems. He was the Signal Processing Sub-committee Chair for ISSCC 1999-2001, the Program Vice-Chair for ISSCC 2002, the Program Chair for ISSCC 2003, and the Technology Directions Sub-committee Chair for ISSCC 2004-2009. He was an Associate Editor for the IEEE Journal of Solid-State Circuits from 1998 to 2001. He served on SSCS AdCom from 2000 to 2007 and he was the meetings committee chair from 2004 to 2007. He is the Conference Chair for ISSCC 2010.