ABSTRACT

This report summarizes our research on low-power signal processing under the ARL Federated Laboratory program. Several techniques are presented to implement DSP filters with the lowest possible power consumption. Power in CMOS circuits is consumed when capacitance is switched and can be minimized through logic optimization, exploitation of spatial and temporal signal correlations, and operation reduction. Supply voltage scaling exploiting concurrency and data dependencies is also key to power minimization. A system level approach to low-power design can result in orders of magnitude power reduction.

1. Introduction

The weight and size of batteries, which are major factors in wireless devices (e.g., remote sensors), are primarily determined by the power dissipation of electronic circuits. Until recently, there has not been a major focus on a design methodology which directly addresses power reduction, with the focus rather on ever faster clock rates and logic speeds. The emphasis of this work is on minimizing the power consumption in DSP applications, which have two important attributes that make them different from general purpose computation: throughput constrained computing and correlation in the processed data.

The throughput constraint implies that once the required sample rate is met by the hardware, there is no advantage in making the computation faster (unlike general purpose computation where the goal is to compute as fast as possible). This enables a variety of voltage scaling techniques that lower power while maintaining a constant throughput. For example, one approach (termed architectural voltage scaling) involves using parallel structures to scale the clock rates and supply voltages [1]. An order of magnitude power reduction over conventional time-multiplexed architectures is possible at the cost of increased silicon area. A new type of voltage scaling strategy is introduced here which involves dynamically adjusting the supply voltage based on time varying computational requirements. The second attribute of signal processing systems that can be exploited for low-power is the correlation present in the data being processed. An important goal of low-power architecture selection is to preserve naturally occurring signal correlations and minimize switching activity.

2. Power Estimation

For CMOS circuits, it is well known that power is primarily dissipated in charging and discharging parasitic capacitors and is given by $P = C_L V_d^2 f_{clk}$, where $C_L$ is the load capacitance, $V_d$ is the power supply voltage, $f_{clk}$ is the clock frequency, and $\alpha_{0>1}$ is the node transition activity factor. For example, Figure 1 shows the activity factor, $\alpha_{0>1}$, for a simple 2-input NOR gate as a function of the input signal probabilities, $P_a$ and $P_b$.

Estimating the switching activity turns out to be a very challenging problem since it depends not only on the statistics of the data being processed, but also on low-level circuit and technology parameters (such as gate delay and non-linear capacitances) which affect the glitching component of power. Accurate power estimators do exist at the circuit level (e.g., SPICE or PowerMill), but they tend to be very slow and are not suitable for architectural design space exploration. We have developed an architectural power estimation tool with accuracy close to low-level circuit simulators while being orders of magnitude faster.

Figure 1. Dependence of power on signal statistics.
The tool works with a structural Verilog circuit description and estimates power by monitoring transitions based on user specified input patterns. A unique feature of this tool compared to other switched capacitance simulators is that it takes into account capacitance vs. voltage non-linearities for the gate and junction components. The tool uses a hybrid approach in which some modules are evaluated using simulation (e.g., a multiplier whose energy consumption is strongly dependent on input patterns) and others using high-level black box models (e.g., an SRAM array where the energy per access is independent of data patterns). The tool also allows run time adaptation of supply voltage.

The power estimates and simulation speed for a 300,000 transistor video decompression DSP are shown in Table 1.

Table 1. Power Estimates for a video decoder.

<table>
<thead>
<tr>
<th>Tool</th>
<th>Estimated Average Power</th>
<th>Execution Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>PowerMill</td>
<td>16.137 mW</td>
<td>10,925 Sec</td>
</tr>
<tr>
<td>(low precision mode)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Our RTL Estimator</td>
<td>15.8 mW</td>
<td>475 Sec</td>
</tr>
</tbody>
</table>

3. Minimizing Switched Capacitance

Minimizing the switched capacitance ($\sum_{i=0}^{n} C_i$) involves optimizing at all levels of abstraction ranging from low-level transistor sizing and logic design to operation sequencing and choice of number representation. This section focuses on architectural and algorithmic techniques we have developed to minimize the switched capacitance.

3.1 Delay Line Structures

An important problem in many signal processing and communications applications (e.g., matched filters) involves minimizing the power dissipation of delay line or shift register structures. The transition activity of shift register structures can be reduced using parallelism. For example, the computational transitions of a shift register of length $L$ clocked at $f$ can be reduced by using $n$ length $L/n$ shift-registers in parallel clocked at $f/n$, as shown in Figure 2 (shown for the case with $n=2$). Ideally, this gives a power reduction of $1/n$. However, the overhead associated with parallelism (i.e., the multiplexors, producing the excess clock phases, and routing) limits the amount of power savings. Figure 3 shows the power dissipation of various length shift registers each normalized to the case with no parallelism.

Figure 2. Shift register configuration (a) serial (b) parallel

Figure 3. Power Consumption vs. degree of parallelism.

Significantly lower power reduction numbers are observed when many taps from the delay line have to be extracted. For example, for a 520-bit 32 tap digital matched filter, only a factor of 2 power reduction is achieved over a standard implementation due to the high overhead of extracting the taps.

3.2 Operation Sequencing

The switching activity of filter structures can be minimized by optimizing the sequencing of operations. Figure 4 shows two different approaches for implementing an FIR filter. On the left is a conventional approach in which one output sample is produced for every new input sample and enough buffering is provided to hold data samples on the order of the filter length. Each coefficient is accessed once to compute each output sample. For the three tap filter shown, the three coefficients ($a_0, a_1, a_2$) are each accessed once per sample period.

Another approach is to unroll the computation and re-order the operations. The right side of Figure 4 shows the case with $N=3$. In this case, the three multiplications corresponding to $a_0$ are performed, followed by the three corresponding to $a_1$ and finally the ones corresponding to $a_2$. Since each
Figure 4. Loop unrolling to reduce switching activity.

Y_n = a_0 X_n + a_1 X_{n-1} + a_2 X_{n-2}
Y_{n+1} = a_0 X_{n+1} + a_1 X_n + a_2 X_{n-1}
Y_{n+2} = a_0 X_{n+2} + a_1 X_{n+1} + a_2 X_n

Figure 5. Conceptual diagram of a variable length tapped delay line.

Figure 5 shows a conceptual block diagram of a variable length tapped delay line. Since power consumption is proportional to filter order, this approach achieves power reduction with respect to a fixed-order filter whose output is similarly guaranteed to have stopband energy below the specified threshold. Power reduction is achieved by dynamically minimizing the order of the digital filter.

The key challenge in such a filtering system is to determine the filter order as a function of time. Let a signal, x[n], consist of a passband component, x_p[n], and a stopband component, x_s[n] (i.e., x[n] = x_p[n] + x_s[n]). If it were possible to cost-effectively measure the strength of the stopband component, x_s[n], from observation of x[n], the amount of stopband attenuation needed at any particular time can be determined. When the energy in x_s[n] increases, it is desirable to increase the stopband attenuation of the filter. This can be accomplished by using a higher-order filter. Conversely, the filter order may be lowered when the energy in x_s[n] decreases. We have developed a practical low-overhead approach, using feedback techniques, for dynamically estimating the energy fluctuations in the stopband component, x_s[n], and using them to adjust the order of a frequency-selective filter.

The amount of power reduction is a strong function of signal statistics. Figure 7 illustrates the nature of the adaptation performed for a frequency division multiplexing example where the out of band signal varies. One of the curves shows the evolution of the filter order while the other curve shows the energy profile of the stopband signal. Clearly, the variations in filter order roughly follow the energy variations of the stopband signal. In particular, the most power savings is achieved during the silent regions of the stopband signal.
4. Optimizing Power Supply Voltage

From the previous section, it is clear that there are applications in DSP where the computational workload per input sample varies with time. An approach to reduce the energy consumption of such systems beyond shut down involves the dynamic adjustment of supply voltage based on computational workload [4]. The basic idea is to lower power supply voltage and clock frequency when the workload is less than peak instead of working at a fixed supply and idling for some fraction of the time.

Figure 7 shows a plot of power vs. normalized workload ($V_{DD(max)}=2V$ and $V_f=0.4$). The straight line represents a fixed power supply system. If the workload is less than peak workload, then the processor would compute as fast as possible at a fixed voltage and idle for a fraction of the sample period. The lower curve represents the case for variable power supply system. If the workload for a given sample period is less than peak, then the delay of the processing element can be increased by a factor of 1/workload without loss in throughput, allowing the processor to operate at a lower power supply voltage. A test chip has been fabricated and characterized to validate the variable voltage concept.

5. Conclusion

Optimizing at the architecture and algorithm level often has the greatest impact on the power dissipation. The number of operations performed per sample and capacitance switched per operation can be minimized by exploiting signal statistics. When the number of operations performed per sample varies dynamically, a variable supply voltage can be employed to lower energy dissipation.

Acknowledgments

Some of the work presented in this report is funded in part by DARPA under the Low Power Electronics program and the RASSP program.

References