Survey of DNN Hardware

CICS/MTL Tutorial (2017)

Website: http://eyeriss.mit.edu/tutorial.html



Joel Emer, Vivienne Sze, Yu-Hsin Chen

CPUs Are Targeting Deep Learning

Intel Knights Landing (2016)



- 7 TFLOPS FP32
- 16GB MCDRAM- 400 GB/s
- 245W TDP
- 29 GFLOPS/W (FP32)
- 14nm process

Knights Mill: next gen Xeon Phi "optimized for deep learning"

Intel announced the addition of new vector instructions for deep learning (AVX512-4VNNIW and AVX512-4FMAPS), October 2016

MiT 📀

Image Source: Intel, Data Source: Next Platform

GPUs Are Targeting Deep Learning

Nvidia PASCAL GP100 (2016)



- 10/20 TFLOPS FP32/FP16
- 16GB HBM 750 GB/s
- 300W TDP
- 67 GFLOPS/W (FP16)
- 16nm process
- 160GB/s NV Link



Systems for Deep Learning

Nvidia DGX-1 (2016)



- 170 TFLOPS
- 8× Tesla P100, Dual Xeon
- NVLink Hybrid Cube Mesh
- Optimized DL Software
- 7 TB SSD Cache
- Dual 10GbE, Quad IB 100Gb
- 3RU 3200W



Cloud Systems for Deep Learning

Facebook's Deep Learning Machine



- Open Rack Compliant
- Powered by 8 Tesla M40 GPUs
- 2x Faster Training for Faster Deployment
- 2x Larger Networks for Higher Accuracy

SOCs for Deep Learning Inference

Nvidia Tegra - Parker



- GPU: 1.5 TeraFLOPS FP16
- 4GB LPDDR4 @ 25.6 GB/s
- 15 W TDP

(1W idle, <10W typical)

- 100 GFLOPS/W (FP16)
- 16nm process

Xavier: next gen Tegra to be an "AI supercomputer"



Source: Nvidia

Mobile SOCs for Deep Learning

Samsung Exynos (ARM Mali)

Exynos 8 Octa 8890



- GPU: 0.26 TFLOPS
- LPDDR4 @ 28.7 GB/s
- 14nm process



FPGAs for Deep Learning





Intel/Altera Stratix 10

- 10 TFLOPS FP32
- HBM2 integrated
- Up to 1 GHz
- 14nm process
- 80 GFLOPS/W

Xilinx Virtex UltraSCALE+

- DSP: up to 21.2 TMACS
- DSP: up to 890 MHz
- Up to 500Mb On-Chip Memory
- 16nm process



Kernel Computation



Fully-Connected (FC) Layer

- Matrix–Vector Multiply:
 - Multiply all inputs in all channels by a weight and sum



Fully-Connected (FC) Layer

• Batching (N) turns operation into a Matrix-Matrix multiply





Fully-Connected (FC) Layer

- Implementation: Matrix Multiplication (GEMM)
 - CPU: OpenBLAS, Intel MKL, etc
 - GPU: cuBLAS, cuDNN, etc
- Optimized by tiling to storage hierarchy



• Convert to matrix mult. using the Toeplitz Matrix





• Convert to matrix mult. using the Toeplitz Matrix



Data is repeated



• Multiple Channels and Filters





• Multiple Channels and Filters





Computational Transforms



Computation Transformations

- Goal: Bitwise same result, but reduce number of operations
- Focuses mostly on compute



Gauss's Multiplication Algorithm

$$(a+bi)(c+di) = (ac-bd) + (bc+ad)i.$$

4 multiplications + 3 additions

 $k_{1} = c \cdot (a + b)$ $k_{2} = a \cdot (d - c)$ $k_{3} = b \cdot (c + d)$ Real part = $k_{1} - k_{3}$ Imaginary part = $k_{1} + k_{2}$.

3 multiplications + 5 additions



Strassen



8 multiplications + 4 additions

$$\begin{array}{ll} \mathsf{P1} = \mathsf{a}(\mathsf{f} - \mathsf{h}) & \mathsf{P5} = (\mathsf{a} + \mathsf{d})(\mathsf{e} + \mathsf{h}) \\ \mathsf{P2} = (\mathsf{a} + \mathsf{b})\mathsf{h} & \mathsf{P6} = (\mathsf{b} - \mathsf{d})(\mathsf{g} + \mathsf{h}) & \mathsf{AB} = \\ \mathsf{P3} = (\mathsf{c} + \mathsf{d})\mathsf{e} & \mathsf{P7} = (\mathsf{a} - \mathsf{c})(\mathsf{e} + \mathsf{f}) \\ \mathsf{P4} = \mathsf{d}(\mathsf{g} - \mathsf{e}) & \end{array} \left[\begin{array}{c} \mathsf{P5} + \mathsf{P4} - \mathsf{P2} + \mathsf{P6} & \mathsf{P1} + \mathsf{P2} \\ \mathsf{P3} + \mathsf{P4} & \mathsf{P1} + \mathsf{P5} - \mathsf{P3} - \mathsf{P7} \end{array} \right]$$

7 multiplications + 18 additions

7 multiplications + 13 additions (for constant B matrix – weights)

[Cong et al., ICANN, 2014]

Strassen

 Reduce the complexity of matrix multiplication from Θ(N³) to Θ(N^{2.807}) by reducing multiplication



Comes at the price of reduced numerical stability and requires significantly more memory

Winograd 1D – F(2,3)

e 1 4

- Targeting convolutions instead of matrix multiply
- Notation: F(size of output, filter size)

input filter
$$F(2,3) = \begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix}$$

6 multiplications + 4 additions

$$egin{aligned} m_1 &= (d_0 - d_2)g_0 & m_2 &= (d_1 + d_2)rac{g_0 + g_1 + g_2}{2} \ m_4 &= (d_1 - d_3)g_2 & m_3 &= (d_2 - d_1)rac{g_0 - g_1 + g_2}{2} \end{aligned}$$

4 multiplications + 12 additions + 2 shifts4 multiplications + 8 additions (for constant weights)

[Lavin et al., ArXiv 2015]

Winograd 2D - F(2x2, 3x3)

• 1D Winograd is nested to make 2D Winograd



Original:36 multiplicationsWinograd:16 multiplications \rightarrow 2.25 times reduction



Winograd Halos

 Winograd works on a small region of output at a time, and therefore uses inputs repeatedly



Filter



Output Fmap

y ₀₀	У ₀₁	У ₀₂	У ₀₃
y ₁₀	У ₁₁	У ₁₂	У ₁₂



Winograd Performance Varies

Optimal convolution algorithm depends on convolution layer dimensions



Meta-parameters (data layouts, texture memory) afford higher performance

Using texture memory for convolutions: 13% inference speedup

(GoogLeNet, batch size 1)



Winograd Summary

 Winograd is an optimized computation for convolutions

- It can significantly reduce multiplies
 For example, for 3x3 filter by 2.25X
- But, each filter size is a different computation.



Winograd as a Transform

$$B^{T} = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix}$$
$$G = \begin{bmatrix} 1 & 0 & 0 \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ 0 & 0 & 1 \end{bmatrix}$$
$$A^{T} = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix}$$
filter $g = \begin{bmatrix} g_{0} & g_{1} & g_{2} \end{bmatrix}^{T}$ input $d = \begin{bmatrix} d_{0} & d_{1} & d_{2} & d_{3} \end{bmatrix}^{T}$

Transform inputs

$$Y = A^{T} \begin{bmatrix} [GgG^{T}] \odot [B^{T}dB] \end{bmatrix} A$$
Dot-product
Transform output

 GgG^{T} can be precomputed



[Lavin et al., ArXiv 2015]

FFT Flow





FFT Overview

- Convert filter and input to frequency domain to make convolution a simple multiply then convert back to time domain.
- Convert direct convolution O(N_o²N_f²) computation to O(N_o²log₂N_o)

III ii

 So note that computational benefit of FFT decreases with decreasing size of filter

FFT Costs

- Input and Filter matrices are '0-completed',
 i.e., expanded to size E+R-1 x F+S-1
- Frequency domain matrices are same dimensions as input, but complex.
- FFT often reduces computation, but requires much more memory space and bandwidth



Optimization opportunities

- FFT of real matrix is symmetric allowing one to save ¹/₂ the computes
- Filters can be pre-computed and stored, but convolutional filter in frequency domain is much larger than in time domain
- Can reuse frequency domain version of input for creating different output channels to avoid FFT re-computations



cuDNN: Speed up with Transformations

60x Faster Training in 3 Years



AlexNet training throughput on:

CPU: 1x E5-2680v3 12 Core 2.5GHz. 128GB System Memory, Ubuntu 14.04

M40 bar: 8x M40 GPUs in a node, P100: 8x P100 NVLink-enabled

Source: Nvidia

