Navion: A 2mW Fully Integrated Real-Time Visual-Inertial Odometry Accelerator for Autonomous Navigation of Nano Drones

Amr Suleiman, Member, IEEE, Zhengdong Zhang, Student Member, IEEE, Luca Carbone, Member, IEEE
Sertac Karaman, Member, IEEE and Vivienne Sze, Senior Member, IEEE

Abstract—This paper presents Navion, an energy-efficient accelerator for visual-inertial odometry (VIO) that enables autonomous navigation of miniaturized robots (e.g., nano drones), and virtual/augmented reality on portable devices. The chip uses inertial measurements and monostereo images to estimate the drone’s trajectory and a 3D map of the environment. This estimate is obtained by running a state-of-the-art VIO algorithm based on non-linear factor graph optimization, which requires large irregularly structured memories and heterogeneous computation flow. To reduce the energy consumption and footprint, the entire VIO system is fully integrated on chip to eliminate costly off-chip processing and storage. This work uses compression and exploits both structured and unstructured sparsity to reduce on-chip memory size by 4.1. Parallelism is used under tight area constraints to increase throughput by 43%. The chip is fabricated in 65nm CMOS, and can process 752 × 480 stereo images from EuRoC dataset in real-time at 20 frames per second (fps) consuming only an average power of 2mW. At its peak performance, Navion can process stereo images at up to 171 fps and inertial measurements at up to 52 kHz, while consuming an average of 24mW. The chip is configurable to maximize accuracy, throughput and energy-efficiency trade-offs and to adapt to different environments. To the best of our knowledge, this is the first fully-integrated VIO system in an ASIC.

Index Terms—visual inertial odometry, VIO, localization, mapping, SLAM, nano drones, navigation

I. INTRODUCTION

Technologies for autonomous navigation has attracted a lot of attention in the recent years, motivated by a myriad of consumer products that become available in the market. In particular, estimating the 3D-motion of a vehicle within an environment, referred to as estimating its ego-motion, is of crucial importance. Many other autonomy tasks, including motion planning and obstacle avoidance, often require an understanding of the location of the vehicle, which is provided by ego-motion estimation [1–3]. Ego-motion estimation is also critical for various other applications, such as virtual reality (VR) and augmented reality (AR) [4].

The problem of ego-motion estimation is well-known in the robotics community. A widely-studied relevant class of problems is called Simultaneous Localization And Mapping (SLAM), in which the goal is to build a map of the robot’s surrounding and estimate the location of the robot in this map, simultaneously. Visual-Inertial Odometry (VIO) is often considered a special instance of SLAM, where camera and inertial measurement unit (IMU) data is used to estimate their location (with respect to their initial location) and a map the surroundings. Fig. 1 illustrates the inputs and outputs of a VIO pipeline. Compared to a full-SLAM system [5, 6], VIO does not have loop closure, which happens at much lower frequency and can be off-loaded to the cloud. As a result, a VIO system can output the estimated motion at significantly higher throughput, which is critical for autonomous navigation of fast moving robots/drones/vehicles, and also critical to reduce the motion sickness of a consumer using AR/VR devices.

Many VIO algorithms have been proposed [7–9]. However, running these algorithms in real-time requires relatively powerful CPUs and/or GPUs [10]. Mounting such CPUs and GPUs on a big drone such as Skydio R1 is feasible [11]. However, these solutions cannot be applied to nano and pico drones/unmanned aerial vehicles (UAVs) as those presented in [12, 13]. This is because of the constraints on the form factor as well as the extremely limited power budget available on these miniature vehicles. For example, the budget for a stable flight in nano/pico drone is around 100mW [13], which is an order of magnitude lower than the power dissipation of embedded CPUs. To the best of our knowledge, the smallest commercially-available UAV that is using VIO to estimate its own location was announced by Qualcomm using their machine vision SDK [14]. However, the drone is relatively large and weighs 250 grams, and it uses Qualcomm Snapdragon 801 processor, utilized in smart phones, which consumes around 3 Watts of power [15].

This motivates us to build a VIO accelerator for miniature drones. Potential utilization of custom accelerators for VIO was mentioned in a review article on pico drones, which appeared recently in Nature [16]. There has been a lot of work on building energy-efficient accelerators for these applications. A unified graphics and vision processor for pose estimation is presented in [17]. However, the problem is simplified by using known markers in images. Hong et al. [18] implements a marker-less camera pose estimation for a practical AR application, but it depends on off-chip image processing and external storage, which increase the overall system power consumption. Li et al. [19] implements parts of the image processing needed in a VIO/SLAM system. One known downside of custom accelerators, compared to CPU/GPU, is
the lack of flexibility, which comes as a direct trade-off with the low power and fast processing that accelerators deliver. Some accelerators take it to an extreme by hard-wiring the design to perform a specific task in a specific environment [20], which severely limits its practical applications.

In all of these works, the hardware design is separated from the algorithmic choices; however, it is shown in our work in [21] with an FPGA prototype implementation that a hardware and algorithm co-design strategy can provide significant benefits. This work builds on [21] and carries out more optimization for an efficient ASIC implementation. Here is a summary of the contributions and findings of this work:

- We propose Navion, an energy-efficient and fully integrated VIO implementation that runs in real-time to enable autonomous navigation in miniaturized robots/UAVs. Compared to an optimized software VIO implementation, Navion is 1582× more energy-efficient than Xeon desktop CPU, and 684× more energy-efficient than a low power embedded ARM CPU. To the best of our knowledge, this is the first fully integrated VIO system in an ASIC.
- Multiple algorithmic and architectural optimizations are carried out in Navion. Efficient memory hierarchy and data movement enable a 9× reduction of the external DRAM bandwidth. Data compression reduces on-chip memory size by 4.4×, while taking advantage of fixed and dynamic data sparsity enables 5.2× and 5.4× smaller memory size, respectively. Rescheduling and parallelism enable 43% faster processing with minimal to no overhead.
- We find that adding sufficient adaptability in Navion’s architecture can improve accuracy and increase throughput based on the environment and camera movement. Adapting Navion to the different sequences results in an additional 2.5× improvement in energy efficiency.
- While Navion is built as a fully custom VIO accelerator to target autonomous navigation in miniaturized robots/UAVs, several blocks in Navion can be easily used as accelerators for other SLAM/VIO algorithms. This includes IMU preintegration, linear solver, and all image processing blocks (i.e., feature detection, feature tracking, Undistortion & rectification and stereo block matching).

The rest of the paper is organized as follows: Section II gives an overview of the VIO algorithm. In Section III, Navion architecture is presented showing the degree of flexibility in the architecture. Section IV discusses some of the hardware optimizations for memory size reduction. Section V shows the evaluation of Navion’s accuracy and an analysis of the effect of changing the chip’s configuration parameters on overall performance. Finally, Section VI concludes the paper.

II. OVERVIEW OF VISUAL-INERTIAL ODOMETRY (VIO)

VIO is used to estimate the trajectory of a sensing device (e.g., sensors mounted on a drone) while reconstructing a map of the environment as shown in Fig. 2. The trajectory is the collection of the drone’s state $x$, specifically its position $P$ and orientation $R$, over time. These states are estimated based on measurements of the environment. Navion implements the keyframe-based VIO pipeline described in [9]. Keyframes (KFs) are a subset of the incoming frames at which the state estimation is performed. Different approaches for VIO are able to attain highly accurate state estimation via nonlinear optimization using cameras and IMUs. However, real-time optimization quickly becomes infeasible as the trajectory grows over time. This problem is further emphasized by the fact that inertial measurements come at high rate (100 Hz to 1 kHz), hence, leading to the fast growth of the number of variables in the optimization problem. In this work, we use the state-of-the-art IMU preintegration approach to significantly reduce the problem size and enable real-time implementation [9].

Navion’s pipeline consists of three main components: Vision frontend (VFE), IMU frontend (IFE), and Backend (BE) following the standard terminology in [22]. The VFE tracks 3D landmarks ($L_i$) in the scene by extracting their corresponding 2D features (i.e., corners) from a camera frame, and tracks them between consecutive frames to create feature tracks. The IFE summarizes the IMU sensor data between two camera KFs into one measurement. The BE fuses the summarized inputs from the two sensors through a non-linear graph optimization, and then it outputs the position and orientation of the drone.

A. Vision Frontend (VFE)

The VFE detects and tracks 2D features that correspond to the 3D landmarks in the scene across camera frames. It supports both mono and stereo modes. VFE implements five main functions on the input images: feature tracking ($FT$), feature detection ($FD$), undistort & rectify ($UR$), stereo matching ($SM$), and geometric verification ($GV$).

- **Feature Tracking ($FT$)** uses the Pyramidal Lucas-Kanade optical flow [24] to track features corresponding to the same landmark across all frames, including non KFs.
- **Feature Detection ($FD$)** extracts features in the left stereo frame using the lightweight Shi-Tomasi corners [25]. Features are detected on a grid to keep the number of features in different regions of a $KF$ constant.
- **Undistort & Rectify ($UR$)** processes the left and right stereo frames only at KFs to prepare them for disparity calculations.
- **Stereo Matching ($SM$)** is only active in stereo mode and it only runs on KFs. It gets the 3D coordinate of a feature using template matching between left and right
IFE summarizes the IMU measurements between KFs, while VFE tracks features in input images that correspond to important landmarks in the scene. VFE is KF based, i.e., it tracks features in all frames, but removes outliers, adds new features to compensate lost ones, and performs stereo matching only at KFs. BE fuses VFE and IFE outputs to perform state estimation at KFs using factor graph optimization.

B. IMU Frontend (IFE)

IFE summarizes all the IMU measurements between two consecutive KFs into a single measurement using the preintegration theory [9]. Preintegration is a novel way to reduce the computation needed to include the inertial measurements in the estimation problem by two methods:

- With the inertial measurements coming at a relatively high output rate, preintegration combines all measurements between KFs into a single measurement, as shown in the bottom left part of Fig. 2. This reduces the number of variables in the optimization problem.
- IMU preintegration gives relative measurements between KFs, unlike standard IMU integration that uses the state estimate at the first frame as an initial condition [29]. This avoids repeating the IMU integration every time the state estimation is updated.

The mathematical details of the preintegration theory are outside the scope of this paper and can be found in [9]. The preintegration between KFs $i$ and $j$ gives the relative rotation ($\Delta \mathbf{R}_{ij}$), velocity ($\Delta \mathbf{v}_{ij}$) and position ($\Delta \mathbf{p}_{ij}$). At each KF, IFE

**Fig. 2.** VIO pipeline based on [23]. IFE summarizes the IMU measurements between KFs, while VFE tracks features in input images that correspond to important landmarks in the scene. VFE is KF based, i.e., it tracks features in all frames, but removes outliers, adds new features to compensate lost ones, and performs stereo matching only at KFs. BE fuses VFE and IFE outputs to perform state estimation at KFs using factor graph optimization.

**Stereo KF**

Send to back-end

Remove outliers + Add features as needed + Update stereo matching

Tracking 5 features missed

Tracking 5 features missed

Remove outliers + Add features as needed + Update stereo matching

Tracking 3 features missed

Input to Vision Front-end (VFE)

Stereo Images

Legend

- KF: Keyframe ($i$)
- NF: Non keyframe
- x: Drone’s state
- R: Orientation
- P: Position
- L: 3D Landmark ($i$)

Camera

Input to IMU Front-end (IFE)

IMU

Gyro & Accelerometer Measurements

Preintegration

No Synchronization

Input to Vision Front-end (VFE)

VFE

Graph optimization

Retract
Marginalize
Linear Solver
Linearize

Drone’s states in horizon: ($x_i, x_j, ... x_n$)

3D feature tracks

Sparse 3D map

Outputs

Trajectory
Orientation & Position

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.

In summary, VFE processes the input mono/stereo frames to track several landmarks ($L_i$) based on their 2D projections in the images (i.e., features $f_i$) as shown in Fig. 2. VFE tracks features in all frames, and outputs landmark IDs, and their corresponding feature coordinates in left and right frames at KFs only. This information is used to generate feature tracks in the BE.
outputs the preintegration measurements to \( BE \).

### C. Graph Optimization Backend (BE)

The \( BE \) fuses the feature tracks from the \( VFE \) output and the IMU data from the \( IFE \) by solving a non-linear optimization problem whose solution is the \( KF \) state estimation, which describes the drone’s trajectory and a sparse 3D landmarks map. The optimization is performed on multiple states within a sliding time window, referred to as the horizon, using a fixed-lag smoother to compute the maximum a posteriori (MAP) estimate [23]. It formulates the problem as a factor graph [30], which describes the relationship and thus constraints\(^1\) between all states in the horizon. These relationships between states defined by the factors are non-linear. There are three main types of factors in \( BE \): vision factors are the feature tracks that describes the constraints between the 3D position and orientation of all the \( KFs \) that observe the same landmark; IMU factors describes the difference between the relative motion between a pair of \( KFs \) given by the IMU preintegrated measurements and the estimated relative motion from the state variables, and marginalization factor the describes the constraints between the states of the \( KFs \) that were connected by any factor that fall outside the current horizon. The \( BE \) must perform an optimization to find the \( KF \) states that best satisfies these factors and minimize any discrepancies.

\( BE \) solves the minimization problem using an on manifold Gauss-Newton method [23]. The four main functions are linearization, linear solver, marginalization, and retract as shown on the right side of Fig. 2. Specifically, the factors are linearized and accumulated into a large system of linear equations \( (H\Delta x=\epsilon) \), where the Hessian matrix \( H \) and the error vector \( \epsilon \) describe how the frontend measurements affect each \( KF \) state in the horizon, and the vector \( \Delta x \) is the state update.

A linear solver uses Cholesky factorization and back-substitution to solve this linear system of equations [31]. Cholesky factorization decomposes matrix \( H \) into the product of a lower triangular matrix and its transpose such that \( (H=LL^T) \), then back-substitution is used to solve for \( \Delta x \). Marginalization summarizes the information of the states that fall outside of the current horizon. All the factors that constrain these states are removed from the graph. As a result of marginalization and limited horizon, the structure of the factor graph is dynamically updated over time. Finally, the solution of the linear system \( (\Delta x) \) is used to update the remaining \( KF \) states in the horizon using retract such that the updated variable is also on the manifold. Generally, the Gauss-Newton method is iterative but our \( BE \) runs only one iteration because the IMU information is used to provide a good initialization.

Navion’s \( BE \) supports a very large and continuously varying factor graph problem, with a maximum of 20 \( KFs \) in the horizon and 4000 vision factors (i.e., landmarks); the selection of these parameters are described next in Section II-D. This poses challenges in storing and maintaining the graph on-chip efficiently.

\(^1\)Here, we don’t use the formal definition of constraints for optimization. Instead, these factors are included in the objective function in the optimization.

### D. Design Considerations

#### a) Parameters:

In Navion, a few important parameters can have significant impact on the trade-off in memory, throughput and accuracy of the design.

- **Horizon size** determines how many \( KFs \) are used in the \( BE \). Let \( N \) be the number of \( KFs \) in a horizon. The size of the linear system that \( BE \) solves after linearization is \( O(N^2) \). The time complexity for solving this linear system is \( O(N^3) \). Therefore, reducing \( N \) can significantly reduce the memory requirements and increase the throughput of the system, but it will hurt the accuracy of the estimated trajectory [21]. Navion has a maximum horizon size of 20.

- **Number of features tracked per frame** affects all the major components of \( VFE \) linearly in terms of power and throughput. Navion tracks up to 200 features per frame.

- **Feature track age** is the maximal length allowed for a feature track. This parameter affects how many feature tracks will be included in the factor graph based optimization. Since each feature corresponds to a vision factor, scaling the feature track age affects the \( BE \) linearly. Note that a larger feature track age is generally preferred for high accuracy. Navion has a maximum feature track age of 10.

In applications where the tolerance of localization error is higher, it is possible to tune these parameters to reduce the memory and increase the throughput of the design significantly.

#### b) Feature Tracking vs. Descriptors Matching:

\( VFE \) uses tracking to find features correspondence between frames, rather than matching descriptors, such as SIFT [32] and ORB [33], etc. In descriptors matching approach, such as ORB-SLAM [34], feature descriptors are generated for all detected features, and then descriptors are matched between frames to find correspondences. This requires memory and computation overhead to calculate, store, and match descriptors. Our approach avoids this overhead. Additionally, the performance of descriptors matching is greatly affected by the accuracy and the repeatability of feature detection in every frame, so that descriptors can be matched successfully.

#### c) Optimization Method:

We employ a non-linear factor-graph based optimizer in our \( BE \) rather than an extended Kalman Filter (EKF). Extended Kalman Filter essentially summarizes all the feature tracks between two adjacent \( KFs \) into one factor, hence the maximal feature age can be considered to be 2. Therefore, extended Kalman Filter has lower complexity but its average motion estimation error can be \( 3 \times \) higher when benchmarked on the EuRoC dataset [35]. For instance, 0.52 m absolute translation error is achieved by ROVIO [36], which uses extended Kalman Filter, while 0.16 m error is achieved by our factor-graph method for the same dataset [9].

Bundle adjustment is also a very well known technique to estimate the camera positions from the visual features [26]. The goal is to minimize the total reprojection error from the landmark to the features. It is identical to a special case of the factor graph optimizer presented in this work, where only vision factors and prior factors are used.
d) VIO vs Visual Odometry (VO): Including inertial measurements increases the robustness of a SLAM system, especially in the indoor environments where insufficient visual features can be detected and tracked (e.g., a drone facing a white wall). It can also provide a good initialization for the non-linear optimization in BE, reducing the number of iterations needed for BE to converge to a good state estimation [9].

e) Stereo vs Mono: Using stereo frames avoids the scale ambiguity of a mono VIO system [26]. However, a stereo camera has higher power consumption than a mono camera. Therefore, Navion supports both mono and stereo modes for the user to choose depending on the target application scenario.

III. NAVION: ARCHITECTURE

Fig. 3 shows the overall architecture of the proposed VIO hardware accelerator. The VIO pipeline is fully integrated in Navion with no external storage or computation required. The architecture consists of the frontend (i.e., VFE, IFE), which processes the high-dimensional sensor data, and the backend (i.e., BE) which performs the state estimation following the algorithm discussed in Section II. The frontend and the backend are decoupled and running at two different frequencies. The data is transferred from the frontend to the backend through a simple memory interface. Navion is a standalone accelerator that takes images (mono or stereo) and inertial measurements as inputs, and outputs the trajectory and the sparse 3D map of the surrounding environment.

With the optimizations carried out in this work, no external storage is required (e.g., DRAM), which lowers the overall system power consumption. Navion has more than 250 programmable parameters (a subset of them is shown later in Table II). Some of these parameters are used to define the camera and IMU calibration and settings, such that a wide range of sensors can be used with Navion. The remaining parameters are used to control the VIO pipeline’s complexity and trade-off accuracy, throughput and power consumption across different environments as shown later in Section V-D.

A. IMU Frontend (IFE)

Inertial measurements, with 6 values per measurement (i.e., 3 values from the accelerometer and 3 values the gyroscope) are streamed into the chip through a 32-bit input bus in single precision. IFE (lower left box in Fig. 3) processes them using double precision arithmetic to perform the IMU preintegration based on [23]. It contains a small shared register file and a 2kB SRAM to store intermediate data and the preintegrated results. IFE uses a dedicated double precision arithmetic compute unit that runs in parallel with the rest of the chip. The number of operations in the preintegration process is relatively small, hence IFE’s complexity is low compared to the rest of the chip. It accounts for only 2.4% of the chip area, while consuming around 1% of the average total power.

B. Vision Frontend (VFE)

The input images, with a maximum resolution of 752×480 pixels, are streamed into the chip through two 8-bit buses for left and right stereo images, which are processed by the VFE (upper left box in Fig. 3). The input pixels are stored on-chip in line and/or frame buffers to lower the external bandwidth by up to 9× to 0.34 MB/frame only, which is the minimum bandwidth required to stream in a single frame (i.e., no pixel is read more than once). VFE uses fixed point arithmetic for lower power and smaller area, and can be divided into two different dataflows: parallel image processing and serial geometric validation.

The image processing dataflow (i.e., FT, FD, UR, and SM) processes pixels in parallel to increase the throughput. The geometric validation, highlighted by the dashed box inside VFE in Fig. 3, implements mono and stereo RANSAC using finite state machines (FSM), shared memory and shared arithmetic compute unit. VFE accounts for 53% of the overall chip area, and contains 439.4kB SRAM which is dominated by four frame buffers: original frames from the camera are stored in Frame (1) and Frame (2) memories to support FT. Undistorted and rectified frames are stored in Left Frame and Right Frame memories to support SM. VFE detects a total of 1824 features per frame, and can track up to 200 features per frame.

C. Backend

BE (right box in Fig. 3) solves the factor graph optimization problem. Due to the serial nature of this process, a dataflow similar to the geometric validation in VFE is used with a complex FSM. To reduce area and increase resource sharing, BE’s FSM is divided into a hierarchy of smaller FSMs. The small FSMs include: 1) Matrix operations that are used all over the factor graph optimization problem. 2) Cholesky factorization and back-substitution used in both linear solver and marginalization processes. 3) Rodrigues operations that are used in the linearization and retract processes.

A shared register file is used, with 85 double precision registers, as a memory hierarchy for intermediate data storage similar to IFE, along with 412.6kB of SRAM. The Factor Graph memory stores the VFE and IFE outputs in the horizon, which are then linearized into the Linear Solver Matrix memory. BE includes more than 4000 factors to support a maximum horizon size of 20 KFs in the optimization problem. Horizon States memory stores the state of the KFs in the horizon, while the Shared Memory stores large intermediate data. BE outputs the trajectory and the sparse 3D map of the surroundings at the KF rate.

Navion uses double precision arithmetic in the BE and IFE to ensure robustness of the VIO system. This doubles the size of all memories in BE and IFE. Using single precision does not provide sufficient numerical precision for the underlying VIO algorithm from [23]. This is due to the fact that the VIO pipeline is an open-loop system. Therefore, as time goes on, the uncertainty of the state estimation keeps increasing and the condition number of the linear system increases; this causes the problem to be ill-defined and thus cannot be properly solved.

D. Processing Modes

Navion has two modes of operations since the VIO is KF-based, as shown earlier in Fig. 2. A detailed timing diagram is shown later in Fig. 12. IFE is active in both modes.
**Fig. 3.** Overall architecture of Navion chip. All components of the VIO pipeline are integrated on-chip. Frame buffers, Factor Graph, and Linear Solver memories account for 95% of the on-chip memory. Memory optimizations, along with rescheduling and parallelism, are carried out to enable full integration.

**KF processing** (stereo images labeled red in Fig. 2): In this mode, stereo frames are streamed in and all components are active. *FT, FD, UR* and *SM* modules process the incoming frames in parallel. The control *FSM* then starts the mono and stereo RANSAC in series to perform the geometric verification and remove outliers before adding new features as needed. *BE* then starts solving the factor graph optimization problem. The trajectory and sparse map outputs are updated after *BE* is done.

**Non-KF processing** (all other stereo images in Fig. 2): In this mode, *FT* is the only active component, while the rest of *VFE* and *BE* are off and clock-gated to reduce their power consumption. Right frames are not streamed in to reduce the off-chip memory bandwidth. The previously tracked features are stored in the *Tracking Data* memory, and *FT* updates them in-place if successfully tracked, or removes them from the memory if tracking fails. On average, processing non-*FK* is 3.8× faster than processing *KF*.

**IV. ARCHITECTURE OPTIMIZATIONS**

This section presents the main optimizations carried out to enable energy-efficient full VIO integration in Navion. Table I, shown in next section, summarizes the resulting size reduction of the various on-chip memories, which is important to reduce power consumption and area cost. Additionally, we exploit parallelism and rescheduling to increase the overall throughput.

**A. Image Compression**

*VFE* has four frame buffers as shown in Section III-B. These buffers are needed because of the random reading patterns in *FT*, as a feature can move to anywhere between frames depending on the camera movement. Additionally, multiple frame readings happen over time in *SM* since it runs twice at different time slots. As a result, frames are stored on-chip to avoid re-streaming. Lossy image compression is used to reduce the size of these frame buffers.

**Fig. 4.** Memory savings vs. VIO error with lossy image compression.

Fig. 4 shows the trade-off between the compression ratio and the VIO error. For a minimal overhead cost, two compression methods are analyzed. Truncating the least significant bits (LSB) is the simplest method to reduce the bitwidth with no overhead. Fig. 4 shows that VIO error increases by just 6% going from 8-bit to 5-bit per pixel while achieving 38% memory size reduction. However, the error increases much faster after that to more than double at the extreme of 1-bit per pixel.

Another lossy compression technique is block-wise quantization. The frame is divided into blocks of \( N \times N \) pixels, and each block is quantized into 2 levels for a 1-bit per pixel representation. The technique’s overhead includes a line buffer storing \( N - 1 \) rows and some logic to calculate the dynamic range of each block. The shaded part in Fig. 4 shows the numbers for three different block sizes: \( 4 \times 4 \), \( 8 \times 8 \), and \( 16 \times 16 \). The \( 4 \times 4 \) block quantization achieved less error than the 3-bit case, while increasing the memory savings from \( 2.7 \times \) to \( 4.4 \times \).

**Fig. 5.** Image compression architecture used in Navion, which combines both lossy compression techniques described above. The pixels are quantized to 5-bit by simple LSB truncation, then the image is divided into blocks of \( 4 \times 4 \) pixels. The pixel intensity dynamic range within each block is found, and a threshold divides this range in half. Every pixel is...
then represented by 1-bit, which is the result of comparing the pixel intensity to the threshold. Accordingly, each 4×4 block of pixels uses 26 bits to store its dynamic range (1-bit/pixel), threshold (5-bit) and minimum value (5-bit). With a compute overhead of 4 kgates (0.8% of the total kgates) and a 1.4kB line buffer, compression reduces the frame memory size by 4.4× and power by 4.9×. Compressed frames are used in SM and FT, but they are not used in FD because it is more sensitive to blocking and quantization artifacts as shown in Fig. 5.

### B. Feature Tracks Unstructured Sparsity

Feature tracks account for 88% of the factor graph memory in BE. They contain all observed features in the current horizon, and are used by BE to solve the non-linear optimization problem. Each feature track stores the KF IDs where the landmark is observed in, and the 3D coordinates of the corresponding feature in each KF. Fig. 6-a shows an example of some feature tracks. Although a maximum feature age is defined (e.g., 10 in Navion), feature tracks have variable length depending on the image sequence. A feature track can be short because its landmark gets out of the field of view while the camera is moving (e.g., L_2), or because the tracking algorithm fails to track a landmark over time (e.g., L_3).

Fig. 6-b shows the feature tracks stored in one memory. Designing for the worst case, the memory has to store all observations in 20 KFs (i.e., maximum number of KFs in a horizon) each having 200 features (i.e., maximum number of features tracked per frame) and 10 observations per landmark (i.e., maximum feature age). This results in a big 962kB SRAM, with 40,000 entries, each containing a 5-bit KF ID and 364-bit double precision numbers for the 3D coordinates per observation. This memory is populated with measurements from VFE, and it is continuously changing with old features being removed and new features being added.

To reduce the size of this large memory, we noticed that it is sparsely populated with a maximum of 4,000 observations from VFE (200 features tracked per frame, 20 KFs in a horizon). However, the distribution of these non-zero entries is unknown and depends on the feature track length (Fig. 6-a). As a result, a two-stage memory architecture is used as shown in Fig. 6-c. The first sparse memory still has 40,000 entries, but rather than storing the 3D double precision coordinates, it stores 12-bit pointers to the second dense memory, which stores the 3D values of the 4,000 observations. This reduces the graph memory size by 5.4×, with an overhead of increasing access latency by only one cycle.

### C. Linear Solver Structured Sparsity

The first step in BE to solve the non-linear factor graph optimization problem is to linearize all factors in the horizon. The result is a linear system of equations (HΔt = ε), where H is the Hessian matrix and ε is the residual error resulting from the linearization process. The top left part of Fig. 7 shows the linear solver process using Cholesky factorization and back-substitution, happening in-place in the linear solver memory that originally stores the H matrix. With a maximum of 20 KFs in the horizon, the size of H matrix is 300×300, where each KF’s state contains 15 variables: 3 for position, 3 for orientation, 3 for velocity, and 6 for IMU bias. The H matrix stored in the linear solver memory and is updated every KF.

The H matrix has some characteristics that enable memory size reduction, shown in the bottom left part of Fig. 7. For instance, H is symmetric, which directly results in 2× memory size reduction by only storing the upper (or lower) triangle. Additionally, based on the ratio between the feature track age and the horizon size, only 38% of each of the matrix’s triangles have non-zero values, labeled in black in Fig. 7, and their positions are fixed. By storing only the non-zero values, a total 5.2× memory size reduction is achieved. The top right part of Fig. 7 shows the linear solver memory wrapper. A sparse-based control unit takes the read/write requests with the row and column addresses, and it controls whether to perform the read/write operation on the small 134kB memory or to mask it according to the fixed sparsity pattern.

Solving the linear system using Cholesky factorization and back-substitution involve traversing the matrix row by row and column by column. Taking into account the fixed sparsity pattern of H matrix, the linear solver processing time can be reduced by skipping processing the zero locations. With the maximum horizon size of 20 KFs, a 7.2× speed-up is achieved by exploiting the H matrix structured sparsity. Fig. 8
Fig. 7. Fixed sparsity visualization in linear solver matrix, with memory size reduction and throughput increase.

Fig. 8. BE processing time savings by exploiting sparsity in the linear solver matrix. The horizon size (in number of KFs) defines the size of the linear system. Percentages show how much time is spent in the linear solver relative to BE processing time.

shows the BE’s overall processing time savings with different horizon sizes. The linear solver processing time increases with \(O(N^3)\) without sparsity, compared to an increase much slower than \(O(N)\) when exploiting sparsity. This results in more time savings as the number of KFs in the horizon increases. At 20 KFs in the horizon, a maximum of \(2.5^\times\) speed-up of BE processing time is achieved.

D. Rescheduling and Parallelism

Parallelism is carefully used to increase the throughput with minimal overhead. VFE in particular is suitable for parallelism due its nature of running image processing computation. The main advantage of rescheduling is that it achieves processing time savings without any effect on the overall system accuracy.

Fig. 9-a shows the rescheduling of VFE’s pipeline to make use of parallel processing in hardware. Algorithmically, the image processing parts of the VFE can run in parallel. Although the algorithm has some dependency where FD waits for FT and RANSAC to know how many new features are needed to be detected (Fig. 9-a top), this dependency can be broken by pre-detecting features and selecting the relevant features later (Fig. 9-a bottom). This parallelism can also be exploited in software, but firing up multiple cores can significantly increase power consumption, which is already high with one CPU core. The rescheduling results in VFE’s processing time saving between 43% to 55% depending on the environment. This comes with a 77kB (10%) memory overhead with line buffers to support the required bandwidth of the parallel components.

Another rescheduling is carried out in BE’s pipeline to enable parallelism between BE and VFE. At KFs, BE waits for VFE and IFE to process their outputs. However, IFE is much faster and its output is ready earlier than VFE as shown in Fig. 9-b. BE processing can be rescheduled such that the initialization and all IMU factors linearization start immediately after IFE’s output is available. This results in BE’s processing time saving between 4% to 19% depending on the scene, with no overhead.

V. IMPLEMENTATION AND RESULTS

A. Chip Implementation Results

Fig. 10 shows the die photo of Navion chip with a summary of the chip specifications and the memory optimization results. Navion is implemented in a 65nm CMOS technology with 2 million NAND2 equivalent logic gate count and 854kB on-chip SRAM. The chip contains two clock domains, one for VFE and the other for both IFE and BE. By using image compression and exploiting structured and unstructured sparsity, an overall \(4.1^\times\) memory saving is achieved, which enables full VIO pipeline integration on-chip. Table I shows different memory sizes before and after optimizations.

Navion can process stereo images with a maximum resolution of 752 × 480 at a rate of 28–171 fps in real-time across the different sequences in EuRoC dataset [37] used for evaluation; this is referred to as the tracking rate. The chip can also process inertial measurements at up to 52kHz. Navion updates the states and the sparse 3D map at KF rate of 16–90 fps, which is the BE rate, also depending on the sequence. It consumes an average power consumption of 24mW when operating at 1V. These numbers are measured when Navion’s programmable parameters are set to their maximum values;

<table>
<thead>
<tr>
<th>Blocks</th>
<th>Size (kB)</th>
<th>Before</th>
<th>After</th>
<th>Savings</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frame Buffers</td>
<td>1410</td>
<td>317.6</td>
<td>4.4x</td>
<td></td>
</tr>
<tr>
<td>Line Buffers</td>
<td>78.2</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Tracking Data</td>
<td>18.2</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Features Candidates</td>
<td>16</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Keyframe Data</td>
<td>11.7</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Integrated Data</td>
<td>2</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Factor Graph</td>
<td>1012</td>
<td>205.6</td>
<td>4.9x</td>
<td></td>
</tr>
<tr>
<td>Linear Solver Data</td>
<td>882.4</td>
<td>163.5</td>
<td>5.4x</td>
<td></td>
</tr>
<tr>
<td>Horizon States</td>
<td>5.2</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td>Shared Memory</td>
<td>36</td>
<td>–</td>
<td>–</td>
<td></td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>3471.7</strong></td>
<td><strong>854</strong></td>
<td><strong>4.1x</strong></td>
<td></td>
</tr>
</tbody>
</table>

TABLE I

THE SIZE OF DIFFERENT MEMORY BLOCKS IN NAVION, SHOWING NUMBERS BEFORE AND AFTER OPTIMIZATIONS IN SECTION IV.
Fig. 9. (a) Rescheduling VFE’s pipeline processing KFs. (b) Rescheduling BE’s pipeline.

![Diagram](image)

**Fig. 10.** Die photo and summary of the chip specifications.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Maximum Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frame resolution</td>
<td>752x480</td>
</tr>
<tr>
<td>Number of features per frame</td>
<td>200</td>
</tr>
<tr>
<td>Feature Tracking</td>
<td>Pyramid (P&lt;sub&gt;FT&lt;/sub&gt;) 3 levels</td>
</tr>
<tr>
<td></td>
<td>Cell size (C&lt;sub&gt;FT&lt;/sub&gt;) 15×15 pixels</td>
</tr>
<tr>
<td></td>
<td>Iterations (I&lt;sub&gt;FT&lt;/sub&gt;) 30 per level</td>
</tr>
<tr>
<td>Stereo</td>
<td>Template size (T&lt;sub&gt;S&lt;/sub&gt;) 51×5 pixels</td>
</tr>
<tr>
<td></td>
<td>Search region (R&lt;sub&gt;S&lt;/sub&gt;) 421×5 pixels</td>
</tr>
<tr>
<td>Backend</td>
<td>Horizon size 20 Keyframes</td>
</tr>
<tr>
<td></td>
<td>Feature age 10 Keyframes</td>
</tr>
<tr>
<td></td>
<td>Feature tracks 4000 tracks</td>
</tr>
</tbody>
</table>

**Table II**

MAIN PROGRAMMABLE PARAMETERS WITH THEIR MAXIMUM VALUES.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Maximum Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Chip area (mm²)</td>
<td>4.0 x 5.0</td>
</tr>
<tr>
<td>Core area (mm²)</td>
<td>3.54 x 4.54</td>
</tr>
<tr>
<td>Logic gates</td>
<td>2,043 k gates</td>
</tr>
<tr>
<td>SRAM</td>
<td>854 kB</td>
</tr>
<tr>
<td>VFE Frequency</td>
<td>62.5 MHz</td>
</tr>
<tr>
<td>BE Frequency</td>
<td>83.3 MHz</td>
</tr>
<tr>
<td>Supply</td>
<td>1 V</td>
</tr>
<tr>
<td>Resolution</td>
<td>752 x 480</td>
</tr>
<tr>
<td>IMU rate</td>
<td>52 kHz</td>
</tr>
<tr>
<td>Tracking rate</td>
<td>28 - 171 fps</td>
</tr>
<tr>
<td>Keyframe rate</td>
<td>16 - 90 fps</td>
</tr>
<tr>
<td>Average Power</td>
<td>24 mW</td>
</tr>
<tr>
<td>Peak GOPS</td>
<td>59.1</td>
</tr>
<tr>
<td>Peak GFLOPS</td>
<td>5.7</td>
</tr>
</tbody>
</table>

Fig. 10 also shows a detailed power breakdown of VFE and BE, where different dataflows result in different power distribution. In VFE, parallel image processing modules (i.e., FT, FD, UR, and SM) consume the majority of the power compared to control and FSM. FT consumes the largest amount of power in VFE because it is always active regardless of the frame type (i.e., KF or not). However, in BE, half of the power is consumed by the control and FSM because of the serial nature of the BE’s architecture. Additionally, almost one quarter of BE’s power is consumed by the shared arithmetic unit.

Fig. 12 shows a detailed timing breakdown for the different VIO modules, in both non-KF and KF, measured on average over different sequences in EuRoC dataset (see Section V-C). Based on the rescheduling optimization discussed in Section IV-D, FT, FD, UR, and SM modules all run in parallel with FT at KFs, where their processing time is hidden. For BE, the majority of the processing time (65%) is consumed in linearizing the vision factors. Linearizing IMU and the other factors (not shown in Fig. 12) is carried out in parallel with VFE processing, and it takes less than 2 ms to finish. Additionally, the linear solver is relatively fast (i.e., only 25% dividing the large memories (i.e., frame buffers, vision factors memory, etc.) into small banks, and clock-gating the ones that are not used. This results in 5–9× power savings, depending on the memory size.
of BE’s processing time) as it exploits sparsity by skipping processing of zeros.

### B. Demonstration System

To validate the fabricated chip, a demonstration system is developed for real-time localization and mapping as shown in Fig. 13. It is composed of the custom test chip board and a Xilinx ZC-706 evaluation board. The FPGA board is used to stream images and IMU measurements to the chip, and read the output results for verification and visualization. The Xilinx Zynq-7000 FPGA has 2 ARM Cortex-A9 embedded cores. A C API is developed on an Ubuntu operating system in the ARM core to control the dataflow through several buses using AXI protocol. Fig. 13 shows Navion’s output trajectory drawn on the monitor in real-time. A video of this demo system can be found on the Navion project website [38].

### C. Evaluation Results

To evaluate Navion’s accuracy, we use the EuRoC dataset [37] which is one of the most challenging and widely used datasets for UAVs flying indoors. EuRoC dataset contains 11 different sequences, each representing the UAV flying in one of three different rooms: Machine Hall (MH), Vicon room 1 (V1), and Vicon room 2 (V2). Some of the sequences are quite challenging as they have relatively fast and unstable motion and strong brightness change, which lead to dark and/or blurred images. The sequences are divided into easy, medium and difficult sequences accordingly.

Table III shows the average error, throughput and power numbers of the VIO comparing Navion to software implementations on a desktop Intel Xeon E5-2667 CPU and an embedded ARM Cortex-A15 CPU. The trajectory error is defined as the difference between the VIO output and the ground truth along the whole flight path (Fig. 14). To account for different sequence lengths, the trajectory error is normalized to the flight length. The reported CPU power numbers are the average compute power, not including idle power or the external DRAM. Navion consumes 684× and 1582× less energy than ARM A15 and Intel Xeon CPUs respectively. In this experiment, all sequences are processed with the same configuration parameters in both the software implementation and Navion. Due to randomness in RANSAC, all accuracy numbers (i.e., trajectory error) are the average of 5 runs per sequence.

Navion’s average trajectory error increases by 6.27 cm, over an average flight length of 83 m in EuRoC dataset. Hence, the normalized error increases from 0.22% to 0.28%. This 0.06 percentage point error increase is mainly due to lossy image compression and fixed point arithmetic in VFE. Based on the odometry survey in [39], different algorithms have relative trajectory errors ranging from 0.1 to 2%. Thus, Navion has a relatively low average trajectory error compared to these works. Additionally, Navion achieves three orders of magnitude less energy consumption compared to both Xeon and ARM cores.

Fig. 15 shows the VIO trajectory error detailed for the 11 sequences in EuRoC dataset, in both Xeon/ARM CPU and in Navion. As expected, with slow motion, bright scene, and highly textured regions in the easy sequences (i.e., MH_1, MH_2, V1_1 and V2_1), low trajectory error are achieved in both CPU and Navion. However, the error increases for the blurry, dark, and fast moving medium and difficult sequences. Note that for this experiment, the VIO parameters are set to their maximum settings, in both Navion and the software implementations, for all 11 sequences.

### D. Adapting to the environment

The flexibility that Navion presents with its programmable parameters gives an opportunity to trade-off throughput, accuracy and power consumption. This is done by configuring the chip differently based on the environment and/or the UAV movement. Accuracy numbers for each sequence, previously shown in Fig. 15, show a large gap between the trajectory error of easy and difficult sequences when all have the same configuration. Particularly, difficult sequences MH_4, MH_5 and V2_3 have relatively large trajectory error when using the same configuration as other sequences. Additionally, adapting to the environment also means that Navion’s workload can change based on the environment, resulting in energy savings.

To show the potential savings that can be achieved with adaptation, we set a target normalized trajectory error of 0.35% for all sequences, and find the optimum configuration for each one independently to meet this target. Table IV shows the main adapted parameters for each sequence and the resulting normalized trajectory error. Small number of features and small
Fig. 13. Demonstration system. ARM core in Zynq-7000 SoC is connected to the on-board DRAM thought AXI0 bus. AXI1 and AXI2 buses are used to connect the ARM core to the control and the interface logic on the FPGA fabric. The two clock signals needed to run the chip are generated on the FPGA.

Fig. 14. VIO output example with ground truth, processing a sequence from EuRoC dataset.

Fig. 15. VIO average error for the 11 sequences in EuRoC dataset. VIO parameters are set to their maximum values for all sequences.

Table IV
VIO INDEPENDENT PARAMETERS PER SEQUENCE FOR 0.35% TARGET TRAJECTORY ERROR.

<table>
<thead>
<tr>
<th>Name</th>
<th>Parameters</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>MH_1</td>
<td>35, 10</td>
<td>0.33%</td>
</tr>
<tr>
<td>MH_2</td>
<td>35, 10</td>
<td>0.22%</td>
</tr>
<tr>
<td>MH_3</td>
<td>35, 10</td>
<td>0.22%</td>
</tr>
<tr>
<td>MH_4</td>
<td>150, 10</td>
<td>0.29%</td>
</tr>
<tr>
<td>MH_5</td>
<td>100, 15</td>
<td>0.30%</td>
</tr>
<tr>
<td>V1_1</td>
<td>35, 10</td>
<td>0.21%</td>
</tr>
<tr>
<td>V1_2</td>
<td>35, 10</td>
<td>0.19%</td>
</tr>
<tr>
<td>V1_3</td>
<td>35, 10</td>
<td>0.33%</td>
</tr>
<tr>
<td>V2_1</td>
<td>50, 10</td>
<td>0.33%</td>
</tr>
<tr>
<td>V2_2</td>
<td>35, 10</td>
<td>0.16%</td>
</tr>
<tr>
<td>V2_3</td>
<td>50, 15</td>
<td>0.34%</td>
</tr>
</tbody>
</table>

horizon size are sufficient in easy sequences because it is easy to track them. This reduces the workload of easy sequences, which reduces the energy consumption. More features and longer horizons are used in difficult sequences to account for the short feature tracks.

Fig. 16 shows a comparison between Navion’s measurements with and without adaptation. Fig. 16-a shows the trajectory error for each sequence. Although the average trajectory error remains the same for both cases, the individual error numbers for the easy sequences (i.e., MH_1, MH_2, V1_1 and V2_1) increased slightly but are still within the 0.35% target, and the error for difficult sequences (i.e., MH_4, MH_5 and V2_3) decreased significantly. Fig. 16-b shows the energy consumption for each sequence. The energy numbers for all sequences decreased significantly by an average of 2.5×.

Table V shows the average throughput and energy numbers when adapting Navion for each EuRoC dataset sequence. Different throughput modes are shown such that: 1) Maximum rate means that Navion is running at its maximum frequency for all sequences. 2) Fixed distance means that the throughput of each sequence is set for a constant distance between KF’s (5 cm/KF). 3) Fixed rate means that Navion is running at the rate of which EuRoC dataset is captured (i.e, 20 fps). In this third configuration, and with adaptation, Navion can process
the EuRoC dataset while consuming only an average power of 2mW [40]. This experiment is clearly showing the importance of having a configurable VIO accelerator that can adapt to the environment, not only for an improved accuracy, but also for large energy and power savings. In all these experiments, the power supply was set to 1V. Additional power and energy savings can be achieved by lowering down the supply voltage.

VI. CONCLUSIONS

Scaling down localization and mapping to nano and pico drones/robots requires hardware and algorithm co-design. In this paper, we improve our initial co-designed visual-inertial odometry on FPGA and propose the first fully integrated ASIC solution, Navion. A simple yet effective on-chip image compression technique is developed to reduce the size of the memory. A specialized memory architecture is proposed to efficiently store the mono/stereo feature tracks within the whole horizon. Both structured and unstructured sparsity patterns of the memory for the BE are exploited to further reduce the memory and increase the throughput.

Navion is fabricated in a 65nm CMOS technology. Several important parameters can have significant impact on the trade-off in throughput, accuracy and energy efficiency of Navion. These parameters include, for example, keyframe rate, horizon size, and number of feature tracks. They are designed to be programmable, allowing the chip to prioritize different goals under different scenarios. At its peak performance, Navion can process $752 \times 480$ stereo image at up to 171 fps and inertial measurements at up to 52 kHz while consuming an average of 24mW at 1V. When configured to process EuRoC dataset at the sensor rate of 20 fps, the chip consumes only an average of 2mW at 1V. Thus, Navion can adapt to handle different environments while being energy efficient and processing in real-time. Additionally, Several blocks in Navion can be easily used in other SLAM/VIO algorithms. This includes IMU preintegration, Linear solver and all of the frontend (i.e., feature detection, feature tracking, etc.), which makes Navion suitable for different applications such as autonomous navigation, mapping, and portable AR/VR.

REFERENCES

Luca Carlone is the Charles Stark Draper Assistant Professor in the Department of Aeronautics and Astronautics at the Massachusetts Institute of Technology, and a Principal Investigator in the Laboratory for Information & Decision Systems (LIDS). He received his PhD from the Polytechnic University of Turin in 2012. He joined LIDS as a postdoctoral associate (2015) and later as a Research Scientist (2016), after spending two years as a postdoctoral fellow at the Georgia Institute of Technology (2013-2015). His research interests include nonlinear estimation, numerical and distributed optimization, and probabilistic inference, applied to sensing, perception, and decision-making in single and multi-robot systems. His work includes seminal results on certifiably-correct algorithms for localization and mapping, as well as approaches for visual-inertial navigation and distributed optimization.

Sertac Karaman is an Associate Professor of Aeronautics and Astronautics at the Massachusetts Institute of Technology (since Fall 2012). He has obtained B.S. degrees in mechanical engineering and in computer engineering from the Istanbul Technical University, Turkey, in 2007; an S.M. degree in mechanical engineering from MIT in 2009; and a Ph.D. degree in electrical engineering and computer science also from MIT in 2012. His research interests lie in the broad areas of robotics and control theory. In particular, he studies the applications of probability theory, stochastic processes, stochastic geometry, formal methods, and optimization for the design and analysis of high-performance cyber-physical systems. The application areas of his research include driveless cars, unmanned aerial vehicles, distributed aerial surveillance systems, air traffic control, certification and verification of control systems software, and many others. He delivered the Robotics: Science and Systems Early Career Spotlight Talk in 2017. He is the recipient of an IEEE Robotics and Automation Society Early Career Award in 2017, an Office of Naval Research Young Investigator Award in 2017, Army Research Office Young Investigator Award in 2015, National Science Foundation Faculty Career Development (CAREER) Award in 2014, AIAA Wright Brothers Graduate Award in 2012, and an NVIDIA Fellowship in 2011. He serves as a board member for the Robotics: Science and Systems (RSS) Foundation, as the technical area chair for the robotics area for the IEEE Transactions on Aerospace Electronic Systems, and a co-chair of the IEEE Robotics and Automation Society Technical Committee of Algorithms for the Planning and Control of Robot Motion.

Vivienne Sze (S’04–M’10–SM’16) received the B.A.Sc. (Hons) degree in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 2004, and the S.M. and Ph.D. degree in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2006 and 2010 respectively. In 2011, she received the Jin-Au Kong Outstanding Doctoral Thesis Prize in Electrical Engineering at MIT. She is an Associate Professor at MIT in the Electrical Engineering and Computer Science Department. Her research interests include energy-aware signal processing algorithms, and low-power circuit and system design for portable multimedia applications including computer vision, deep learning, autonomous navigation, image processing and video coding. Prior to joining MIT, she was a Member of Technical Staff in the Systems and Applications R&D Center at Texas Instruments (TI), Dallas, TX, where she designed low-power algorithms and architectures for video coding. She also represented TI in the JCT-VC committee of ITU-T and ISO/IEC standards body during the development of High Efficiency Video Coding (HEVC), which received a Primetime Emmy Engineering Award. Within the committee, she was the primary coordinator of the core experiment on coefficient scanning and coding, and has chaired/vice-chaired several ad hoc groups on entropy coding. She is a co-editor of High Efficiency Video Coding (HEVC): Algorithms and Architectures (Springer, 2014).

Prof. Sze is a recipient of the 2018 & 2017 Qualcomm Faculty Award, the 2018 Facebook Faculty Award, the 2016 Google Faculty Research Award, the 2016 AFOSR Young Investigator Research Program Award, the 2016 3M Non-Tenured Faculty Award, the 2014 DARPA Young Faculty Award, the 2007 DAC/ISSCC Student Design Contest Award and a co-recipient of the 2017 CICC Outstanding Invited Paper Award, the 2016 IEEE Micro Top Picks Award and the 2008 A-SSCC Outstanding Design Award. Prof. Sze is a Distinguished Lecturer of the IEEE Solid-State Circuits Society (SSCS), and currently serves on SSCS AdCom and the technical program committees for VLSI Symposium, SysML and MICRO.