


Integrated Circuits Based on Bilayer MoS<sub>2</sub> TransistorsHan Wang,<sup>\*,†,‡</sup> Lili Yu,<sup>†,‡</sup> Yi-Hsien Lee,<sup>†,§</sup> Yumeng Shi,<sup>†</sup> Allen Hsu,<sup>†</sup> Matthew L. Chin,<sup>‡</sup> Lain-Jong Li,<sup>§</sup> Madan Dubey,<sup>‡</sup> Jing Kong,<sup>†</sup> and Tomas Palacios<sup>\*,†</sup><sup>†</sup>Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts 02139, United States<sup>‡</sup>United States Army Research Laboratory, 2800 Powder Mill Road, Adelphi, Maryland 20783-1197, United States<sup>§</sup>Institute of Atomic and Molecular Sciences, Academia Sinica, Taipei, 11529, Taiwan

## Supporting Information

**ABSTRACT:** Two-dimensional (2D) materials, such as molybdenum disulfide (MoS<sub>2</sub>), have been shown to exhibit excellent electrical and optical properties. The semiconducting nature of MoS<sub>2</sub> allows it to overcome the shortcomings of zero-bandgap graphene, while still sharing many of graphene's advantages for electronic and optoelectronic applications. Discrete electronic and optoelectronic components, such as field-effect transistors, sensors, and photodetectors made from few-layer MoS<sub>2</sub> show promising performance as potential substitute of Si in conventional electronics and of organic and amorphous Si semiconductors in ubiquitous systems and display applications. An important next step is the fabrication of fully integrated multistage circuits and logic building blocks on MoS<sub>2</sub> to demonstrate its capability for complex digital logic and high-frequency ac applications. This paper demonstrates an inverter, a NAND gate, a static random access memory, and a five-stage ring oscillator based on a direct-coupled transistor logic technology. The circuits comprise between 2 to 12 transistors seamlessly integrated side-by-side on a single sheet of bilayer MoS<sub>2</sub>. Both enhancement-mode and depletion-mode transistors were fabricated thanks to the use of gate metals with different work functions.

**KEYWORDS:** Molybdenum disulfide (MoS<sub>2</sub>), transition metal dichalcogenides (TMD), two-dimensional (2D) electronics, integrated circuits, ring oscillator



Two-dimensional (2D) materials, such as molybdenum disulfide (MoS<sub>2</sub>)<sup>1</sup> and other members of the transition metal dichalcogenides family, represents the ultimate scaling of material dimension in the vertical direction. Nanoelectronic devices built on 2D materials offer many benefits for further miniaturization beyond Moore's Law<sup>2,3</sup> and as a high-mobility option in the emerging field of large-area and low-cost electronics that is currently dominated by low-mobility amorphous silicon<sup>4</sup> and organic semiconductors.<sup>5,6</sup> MoS<sub>2</sub>, a 2D semiconductor material, is also attractive as a potential complement to graphene<sup>7–9</sup> for constructing digital circuits on flexible and transparent substrates, while its 1.8 eV bandgap<sup>10,11</sup> is advantageous over silicon for suppressing the source-to-drain tunneling at the scaling limit of transistors.<sup>12</sup> Recently, various basic electronic components have been demonstrated based on few-layer MoS<sub>2</sub>, such as field-effect transistors (FETs),<sup>13–15</sup> sensors,<sup>16</sup> and phototransistors.<sup>17</sup> However, until now only primitive circuits involving one or two discrete MoS<sub>2</sub> transistors connected through external wiring have been reported.<sup>18</sup> These devices also have mismatched input and output logic levels, making them unsuitable for cascading multiple logic stages. This paper addresses the next challenge in the development of 2D nanoelectronics and optoelectronics on MoS<sub>2</sub>, that is the

construction of fully integrated multistage logic circuits based on this material to demonstrate its capability for complex digital logic. These circuits were fabricated entirely on the same chip for the first time thanks to the seamless integration of both depletion-mode (D-mode) and enhancement-mode (E-mode) MoS<sub>2</sub> transistors. The transistors show multiple state-of-the-art characteristics, such as current saturation, high on/off ratio (>10<sup>7</sup>), and record on-state current density (>23 μA/μm). This demonstration of integrated logic gates, memory elements, and a ring oscillator operating at 1.6 MHz represents an important step toward developing 2D electronics for both conventional and ubiquitous applications, offering materials that can combine silicon-like performance with the mechanical flexibility and integration versatility of organic semiconductors.

Molybdenum disulfide (MoS<sub>2</sub>) is a layered semiconductor from the transition metal dichalcogenides material family (TMD), MX<sub>2</sub> (M = Mo, W; X = S, Se, Te).<sup>10,11,19,20</sup> A single molecular layer of MoS<sub>2</sub> consists of a layer of Mo atoms sandwiched between two layers of sulfur atoms by covalent

Received: May 28, 2012

Revised: July 30, 2012


Published: August 3, 2012

bonds.<sup>10</sup> The strong intralayer covalent bonds confer MoS<sub>2</sub> crystals excellent mechanical strength, thermal stability up to 1090 °C in inert environment,<sup>21</sup> and a surface free of dangling bonds. On the other hand, the weak interlayer Van der Waal's force allows single- or few-layer MoS<sub>2</sub> thin films to be created through micromechanical cleavage technique<sup>22</sup> and through anisotropic 2D growth by chemical vapor deposition.<sup>23,24</sup> This unique property of MoS<sub>2</sub>, and 2D materials in general, enables the creation of atomically smooth material sheets and the precise control on its number of molecular layers. Field-effect transistors (FETs) built on the ultrathin few-layer 2D crystals, hence, are effectively the optimal form of ultrathin body FETs,<sup>25</sup> a transistor structure ideal for suppressing the short-channel effects at its scaling limit. This benefit of 2D FETs has been demonstrated in ref 14 that shows a high on/off current ratio of 10<sup>8</sup> in a single-layer MoS<sub>2</sub> FET.

The planar nature and mechanical flexibility of 2D materials also make them excellent candidates for fabricating lightweight and rollable or foldable electronic systems on common commodities like paper, plastics, and textiles, as well as for constructing low-cost driving circuits for flat-panel display applications.<sup>26</sup> The incumbent technology for such applications is based on amorphous Si and polycrystalline Si, with organic semiconductors being the other potential option. Thin film transistors based on amorphous Si, for example, often have mobility below 1 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, the on–off ratio in excess of 10<sup>6</sup>, and the device switches from on to off within about 5–8 V, making it barely fit within the requirements of display applications.<sup>4</sup> The organic semiconductors offer ease of fabrication but exhibit similar or even lower mobility than amorphous Si due to its intrinsically disordered nature and quantum-mechanical-tunneling based transport.<sup>27</sup> In contrast, the covalently bonded, highly ordered crystalline 2D materials have carrier mobility that is orders of magnitude higher than in amorphous Si and organic semiconductors. 2D materials are thus promising for improving the performance and enable new functionality of ubiquitous electronics and display technology, such as flexible radio frequency identification tags and enhanced integration of drivers and logic circuits into display backplanes.

In this Letter, we address the next key challenge in the development of 2D nanoelectronics by demonstrating the first fully integrated multistage circuits entirely assembled on few-layer MoS<sub>2</sub>. These circuits are based on the development of a direct-coupled FET logic (DCFL)<sup>28</sup> in this material system for which both enhancement-mode and depletion-mode devices with excellent pinch-off and current saturation are necessary. All the circuits were fabricated on bilayer MoS<sub>2</sub> obtained from micromechanical cleavage. Bilayer MoS<sub>2</sub> offers an excellent trade-off between the off-state and on-state current levels (see Supporting Information). The number of MoS<sub>2</sub> layers can be confirmed by atomic force microscopy (AFM) (Figure 1A) based on its thickness and by Raman spectroscopy based on the peak spacing between the E<sub>2g</sub> mode and the A<sub>1g</sub> mode,<sup>29</sup> respectively (Figure 1B and Supporting Information Figure S1). The lateral size of the exfoliated bilayer MoS<sub>2</sub> thin films, which are 13 Å thick, can reach up to 40 μm (Inset of Figure 1A).


The DCFL technology is a popular architecture for constructing high-speed circuit with low power dissipation, where an excellent trade-off between speed and power loss may be achieved<sup>30,31</sup> and is suitable for application in low-power flexible electronics. The DCFL circuits used in this Letter integrates both negative (D-mode) and positive (E-mode) threshold voltage transistors on the same chip (Figure 2A,B).



**Figure 1.** Optical micrograph, AFM and Raman spectroscopy of bilayer MoS<sub>2</sub>. (A) Optical micrograph and AFM data of a bilayer MoS<sub>2</sub> thin film. The flake is 13 Å thick, which is equal to twice the thickness of single-layer MoS<sub>2</sub>, confirming the flake being bilayer. (B) The number of layers in the MoS<sub>2</sub> thin film can also be confirmed from its Raman spectroscopy based on the peak spacing between the E<sub>2g</sub> mode and the A<sub>1g</sub> mode.<sup>29</sup> The red shift of E<sub>2g</sub> peak and blue shift of A<sub>1g</sub> peak lead to increasing peak spacing between E<sub>2g</sub> and A<sub>1g</sub> modes as the number of layers in the MoS<sub>2</sub> thin film increases.

This can be achieved through engineering the gate metal work functions of the MoS<sub>2</sub> FETs (see Supporting Information). Figure 2C,D shows the device characteristics of two MoS<sub>2</sub> FETs with Al ( $w_M = 4.08$  eV) and Pd ( $w_M = 5.12$ – $5.60$  eV)<sup>32</sup> gates, respectively, fabricated side-by-side on the same bilayer MoS<sub>2</sub> thin film (see Supporting Information for fabrication). The difference in the work functions of these two metals effectively shifts the threshold voltages of the MoS<sub>2</sub> FET characteristics by about 0.76 V to form a D/E-FET pair (Figure 2C,D). The shift in the threshold voltage is lower than the metal work function difference in vacuum ( $\sim 1.04$  eV) (see Supporting Information).

Both the D-mode and E-mode FETs have a high on/off current ratio in excess of 10<sup>7</sup> (Figure 2D), which is very close to that in single-layer MoS<sub>2</sub> FETs.<sup>14</sup> On the other hand, at the on-state these devices based on bilayer MoS<sub>2</sub> have much higher on-state current density (exceeding 23 μA/μm at  $V_{ds} = 1.0$  V and  $V_{fg} = 2.0$  V for the depletion mode FET, Figure 2C) than that reported for single-layer MoS<sub>2</sub> FETs.<sup>14,18</sup> The corresponding maximum transconductance of the bilayer FETs exceeds 12 μS/μm at  $V_{ds} = 1.0$  V. These bilayer MoS<sub>2</sub> FETs can hence offer superior on-state performance than single-layer devices with only a small degradation in terms of on/off current ratio. The high-field transport of both FETs shows saturation behavior




**Figure 2.** (A) Schematic representation of an E-mode and a D-mode device. (B) Schematic illustration of an integrated five-stage ring oscillator circuit on MoS<sub>2</sub> thin films, which is constructed by integrating 12 MoS<sub>2</sub> FETs. Three distinct metal layers of the MoS<sub>2</sub> IC are represented by M1, M2, and M3. M1 is directly in contact with the bilayer MoS<sub>2</sub> thin film while M2 and M3 are the Pd and Al gate layers, respectively. Via holes are etched through the HfO<sub>2</sub> dielectric layer to allow connections from M2 and M3 to M1. The fabricated ring oscillator circuit corresponding to the design above is shown in Figure 5. The general aspects of the fabrication process apply to all the devices and logic circuits presented in this Letter. (C) The transfer characteristics of depletion (D) mode and enhancement (E) mode bilayer MoS<sub>2</sub> FETs. The depletion mode FET has Al as the gate metal while the enhancement FET has Pd as the gate metal. The on-state current and transconductance of a device are its key dc performance metrics, critical for circuit application. In these bilayer MoS<sub>2</sub> FETs, the on-state current density exceeds 23 μA/μm at V<sub>ds</sub> = 1 V and the transconductance is above 12 μS/μm, both being the highest values reported for MoS<sub>2</sub> FETs so far. The difference between the work functions of Al and Pd (~1.04 V in vacuum) gates results in a 0.76 V shift in the threshold voltage. The discrepancy between the work function difference in vacuum and in HfO<sub>2</sub> can be attributed to the dipoles at the metal/HfO<sub>2</sub> interface, resulting from charge transfer across this boundary.<sup>38</sup> (D) The transfer characteristics in logarithmic scale of D-mode and E-mode bilayer MoS<sub>2</sub> FETs. The I<sub>on</sub>/I<sub>off</sub> ratio exceeds 10<sup>7</sup> for V<sub>ds</sub> above 0.5 V and is about 10<sup>6</sup> at V<sub>ds</sub> = 0.1 V. The subthreshold slope (SS) is 88 mV/dec. Device dimension: L<sub>g</sub> = 1 μm and L<sub>ds</sub> = 1 μm. The substrate is grounded.

(Figure 3A), a critical feature for both logic and analog circuits, for the first time in top-gate MoS<sub>2</sub> FETs. The excellent match between the on-set of saturation and the gate overdrive (i.e.,  $V_{\text{sat}} = V_{\text{tg}} - V_t$ , where  $V_{\text{sat}}$  is the saturation voltage and  $V_t$  is the threshold voltage of the FETs) indicates that the current saturation is due to the classic channel pinch-off mechanism, as is typical for long channel MOSFETs.<sup>33</sup> The field-effect mobility at V<sub>ds</sub> = 1 V is extracted to be 10–15 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> before depositing the hafnium oxide (HfO<sub>2</sub>). After the MoS<sub>2</sub> thin film was passivated by a 20 nm thick HfO<sub>2</sub> layer, a conservative estimate based on back-gated characteristics shows a field effect mobility exceeding 300 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> (see Supporting Information).


Using the technology described above, we built four different integrated logic circuits entirely assembled on bilayer MoS<sub>2</sub>: a logic inverter, a NAND gate, a static random access memory (SRAM) cell, and a five-stage ring oscillator, all constructed with DCFL technology.<sup>28</sup> For each of the four logic circuits, all active and passive elements are integrated on the same piece of bilayer MoS<sub>2</sub>. It is found that a supply voltage of V<sub>dd</sub> = 2 V is suitable for operating the fabricated circuits. Hence, in this

Letter a voltage level close to 2 V represents the logic state 1 while a voltage level close to 0 V represents the logic state 0.

An inverter circuit is a basic logic element that outputs a voltage representing the opposite logic-level to its input. Our inverter was constructed from an enhancement-mode MoS<sub>2</sub> transistor, and a depletion-mode resistor that was formed by connecting the gate of a depletion-mode transistor directly to its source electrode (Figures 3B inset and 5A). The quality of a logic inverter is often evaluated using its voltage transfer curve (Figure 3B), which is a plot of input versus output voltage. When the input voltage is V<sub>in</sub> = 2 V (logic state 1), the E-mode MoS<sub>2</sub> FET is much more conductive than the depletion-mode FET, setting the output voltage to below 0.2 V (logic state 0). When V<sub>in</sub> is 0 V (logic state 0), the MoS<sub>2</sub> FET is nonconducting and the output is close to 2 V (logic state 1). The slope of the transition region in the middle provides a measure of the gain, or the quality of switching. In the circuit of Figure 3B, a voltage gain close to 5 is achieved. Figure 3B also shows the mirror reflection of the V<sub>in</sub>–V<sub>out</sub> characteristics, which highlights the robustness of the inverter toward noise for multistage operations. When multiple inverter stages are



**Figure 3.** Demonstration of an integrated logic inverter on bilayer MoS<sub>2</sub>. (A) Output characteristics ( $I_{ds}$ – $V_{ds}$ ) of the E-mode FET and D-mode load resistor for the inverter shown in Figure 5A.  $L_g = 1 \mu\text{m}$  and  $L_{ds} = 1 \mu\text{m}$ . For the E-mode FET, in the linear regime at small source–drain voltages, the current is proportional to  $V_{ds}$ , indicating that the source and drain electrodes made of Ti/Au metal stack forms ohmic contact with MoS<sub>2</sub>. The current saturates at higher drain bias ( $V_{ds} > V_g - V_t$ ) due to the formation of depletion region on the drain side of the gate, as is typical of long channel MOSFETs. (B) Output voltage as a function of the input voltage, and its mirror reflection, for a bilayer MoS<sub>2</sub> logic inverter. The shaded area indicates its noise margins ( $NM_L$  and  $NM_H$ ) for logic operation. The gain of the inverter is close to 5. (Inset) Schematic of the electronic circuit for a logic inverter.




**Figure 4.** Demonstration of an integrated NAND logic gate and a static random-access memory (SRAM) cell on bilayer MoS<sub>2</sub>. (A) Optical micrograph of the NAND gate and the SRAM fabricated on the same bilayer MoS<sub>2</sub> thin film. The corresponding schematics of the electronic circuits for the NAND gate and SRAM are also shown. (B) Output voltage of the flip-flop memory cell (SRAM). A logic state 1 (or 0) at the input voltage can set the output voltage to logic state 0 (or 1). In addition, the output logic state stays at 0 or 1 after the switch to the input has been opened. (C) Output voltage of the NAND gate for four different input states: (0,0), (0,1), (1,0), and (1,1). A low voltage below 0.5 V represents a logic state 0 and a voltage close to 2 V represents a logic state 1.

cascaaded together, the output signal from the previous stage becomes the input signal to the next stage. Hence, the shaded area ( $NM_L$  and  $NM_H$ ) represents the noise margin that can be tolerated by the inverter for multistage operations, which is

particularly important for the demonstration of the ring oscillator.

The schematic design and the optical micrograph of an NAND gate circuit fabricated on a sheet of bilayer MoS<sub>2</sub> are



**Figure 5.** A five-stage ring oscillator based on bilayer MoS<sub>2</sub>. (A) Optical micrograph of the ring oscillator constructed on a bilayer MoS<sub>2</sub> thin film. (B) Schematic of the electronic circuit of the five-stage ring oscillator. The first five inverter stages form the positive feedback loop, which leads to the oscillation in the circuit. The last inverter serves as the synthesis stage. (C) Output voltage as a function of time for the ring oscillator at  $V_{dd} = 2$  V. The fundamental oscillation frequency is at 1.6 MHz. The corresponding propagation delay per stage is 62.5 ns. (D) The power spectrum of the output signal as a function of  $V_{dd}$ . From left to right,  $V_{dd} = 1.15$  V and 1.2 to 2.0 V in step of 0.1 V. The corresponding fundamental oscillation frequency increases from 0.52 to 1.6 MHz.

shown in Figure 4A. The output of the circuit is close to 2 V (logic state 1) when either or both of the inputs are at logic state 0 ( $V_{in} < 0.5$  V). Under this state, at least one of the MoS<sub>2</sub> FETs is nonconducting and the output voltage is clamped to the supply voltage  $V_{dd}$ . The output is at logic state 0 only when both inputs are at logic state 1, so that both MoS<sub>2</sub> FETs are conducting. In Figure 4C, the output voltage is measured as a function of time while the two input voltage states vary across all four possible logic combinations (0,0), (0,1), (1,0), and (1,1). This data demonstrates the stable NAND gate functions of this two-transistor bilayer MoS<sub>2</sub> circuit. A NAND gate is one of the two basic logic gates (the other being NOR gate) with universal functionality. Any other type of logic gates (AND, OR, NOR, XOR, etc.) can then be constructed with a combination of NAND gates. Hence, this first demonstration of a NAND gate shows that it is possible to fabricate any kind of digital integrated circuit with MoS<sub>2</sub> thin film layers.

A flip-flop memory element (SRAM) has also been constructed from a pair of cross-coupled inverters (Figure 4A). This storage cell has two stable states at the output, which are denoted as 0 and 1. The flip-flop cell can be set to logic state 1 (or 0) by applying a low (or high) voltage to the input. To verify the functionality of this flip-flop cell, a voltage source is applied to the input to set  $V_{in}$  to 2 V at time  $T = 0$  s. This drives  $V_{out}$  into logic state 0 (Figure 4B). Then at  $T = 20$  s, the switch at  $V_{in}$  is opened and the output of the SRAM cell  $V_{out}$  remains at logic state 0. At time  $T = 60$  s, we apply  $V_{in} = 0$  V at the input to write a logic state 1 into  $V_{out}$ . As the switch is opened again at  $T = 80$  s, the output of the SRAM cell remains

in the logic state 1. This data demonstrates that the flip-flop SRAM circuit fabricated on the bilayer MoS<sub>2</sub> thin film indeed functions as a stable memory cell.

Finally, a five-stage ring oscillator was constructed to assess the high frequency switching capability of MoS<sub>2</sub> and for evaluating the material's ultimate compatibility with conventional circuit architecture<sup>28,34–36</sup> (Figure 5A). The ring oscillator, which integrates 12 bilayer MoS<sub>2</sub> FETs together, was realized by cascading five inverter stages in a close loop chain (Figure 5B). An extra inverter stage was used to synthesize the output signal by isolating the oscillator operation from the measurement setup to prevent the interference between them. The output of the circuit was connected to either an oscilloscope or a spectrum analyzer for evaluation. The voltage transfer curve of the test inverter circuit fabricated side-by-side on the same piece of bilayer MoS<sub>2</sub> thin film (Figures 3B and 5A) as the ring oscillator, shows that the gain in each inverter stage is close to 5. For robust ring oscillator performance, it is imperative to have stable operations in all five inverter stages throughout the oscillation cycles, and its tolerance toward noise can be determined from the noise margins for both low and high logic levels, that is, the shaded regions in Figure 3B. The positive feedback loop in the ring oscillator results in a statically unstable system, and the voltage at the output of each inverter stage oscillates as a function of time (Figure 5C). At  $V_{dd} = 2$  V, the fundamental oscillation frequency is at 1.6 MHz, corresponding to a propagation delay of  $\tau_{pd} = 1/(2nf) = 62.5$  ns per stage, where  $n$  is the number of stages and  $f$  is the fundamental oscillation frequency. The

frequency performance of this ring oscillator, while operating at a much lower  $V_{dd}$ , is at least an order of magnitude better than the fastest integrated organic semiconductor ring oscillators.<sup>35</sup> It also rivals the speed of ring oscillators constructed from the printed ribbons of single-crystalline silicon reported in the literature.<sup>37</sup> The output voltage swing measured by the oscilloscope (input impedance 1 M $\Omega$ ) is about 1.2 V.

The output signal of the ring oscillator can also be measured in terms of its frequency power spectrum. Figure 5D shows the spectrum of the output signal from the ring oscillator as a function of the drain bias voltage  $V_{dd}$  (Figure 5D). The resonance frequency is at 0.52 MHz for  $V_{dd} = 1.15$  V. The corresponding fundamental resonance frequency reaches 1.6 MHz as  $V_{dd}$  increases to 2 V. The improvement in frequency performance with increasing  $V_{dd}$  can be attributed to the enhancement in the current driving capability of the ring oscillator due to the rise in the drain current  $I_{ds}$  in each individual MoS<sub>2</sub> FET with increasing drain and gate voltages. The fundamental frequency of oscillation is currently limited by the parasitic capacitances in various parts of the circuit rather than the intrinsic performance of the MoS<sub>2</sub> devices (see Supporting Information). The signal peaks measured by the spectrum analyzer increases from  $-65$  to  $-46$  dBm as  $V_{dd}$  raises from 1.15 to 2 V. This is again a result of the  $I_{ds}$  dependence on  $V_{dd}$ .

To summarize, the realization of fully integrated multistage logic circuits based on few-layer MoS<sub>2</sub> DCFL represents the first demonstration of integrated multistage systems on any 2D materials, including graphene. It is an important step toward realizing 2D nanoelectronics for high-performance low-power applications. Further optimization is underway to increase operating speed and toward realizing complementary logic circuits to decrease the power dissipation. With the rapid progress in large-scale growth of MoS<sub>2</sub> by chemical vapor deposition,<sup>23,24</sup> these 2D crystals are extremely promising new materials for both conventional and ubiquitous electronics.

## ■ ASSOCIATED CONTENT

### Supporting Information

Additional information and figures. This material is available free of charge via the Internet at <http://pubs.acs.org>.

## ■ AUTHOR INFORMATION

### Corresponding Author

\*E-mail: (H.W.) [hanw@mtl.mit.edu](mailto:hanw@mtl.mit.edu); (T.P.) [tpalacios@mit.edu](mailto:tpalacios@mit.edu).  
Tel: +1 (617) 324-2395.

### Author Contributions

<sup>†</sup>H. W. and L. Y. contributed equally to this work.

### Notes

The authors declare no competing financial interests.

## ■ ACKNOWLEDGMENTS

The authors are grateful to D. Antoniadis and L. Wei for discussions. The authors acknowledge financial support from the Office of Naval Research (ONR) Young Investigator Program, the Microelectronics Advanced Research Corporation Focus Center for Materials, Structure and Device (MARCO MSD), National Science Foundation (NSF DMR 0845358) and the Army Research Laboratory. This research has made use of the MIT MTL and Harvard CNS facilities.

## ■ REFERENCES

- (1) Helveg, S.; et al. Atomic-scale structure of single-layer MoS<sub>2</sub> nanoclusters. *Phys. Rev. Lett.* **2000**, *84*, 951–954.
- (2) Liu, L.; Kumar, S. B.; Ouyang, Y.; Guo, J. Performance limits of monolayer transition metal dichalcogenide transistors. *IEEE Trans. Electron Devices* **2011**, *58*, 3042–3047.
- (3) Yoon, Y.; Ganapathi, K.; Salahuddin, S. How Good Can Monolayer MoS<sub>2</sub> Transistors Be? *Nano Lett.* **2011**, *11*, 3768–3773.
- (4) Street, R. A. Thin-Film Transistors. *Adv. Mater.* **2009**, *21*, 2007–2022.
- (5) Forrest, S. R. The path to ubiquitous and low-cost organic electronic appliances on plastic. *Nature* **2004**, *428*, 911–918.
- (6) Dimitrakopoulos, C. D.; Mascaro, D. J. Organic thin-film transistors: A review of recent advances. *IBM J. Res. Dev.* **2001**, *45*, 11–27.
- (7) Wang, H.; Nezhich, D.; Kong, J.; Palacios, T. Graphene Frequency Multipliers. *IEEE Electron Device Lett.* **2009**, *30*, 547–549.
- (8) Wang, H.; Hsu, A.; Wu, J.; Kong, J.; Palacios, T. Graphene-Based Ambipolar RF Mixers. *IEEE Electron Device Lett.* **2010**, *31*, 906–908.
- (9) Lin, Y.-M.; et al. Wafer-Scale Graphene Integrated Circuit. *Science* **2011**, *332*, 1294–1297.
- (10) Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS<sub>2</sub>: A New Direct-Gap Semiconductor. *Phys. Rev. Lett.* **2010**, *105*, 136805.
- (11) Splendiani, A.; et al. Emerging Photoluminescence in Monolayer MoS<sub>2</sub>. *Nano Lett.* **2010**, *10*, 1271–1275.
- (12) Wang, J.; Lundstrom, M. Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? *IEEE Tech. Dig. IEDM* **2002**, 707–710.
- (13) Ayari, A.; Cobas, E.; Ogundadegbe, O.; Fuhrer, M. S. Realization and electrical characterization of ultrathin crystals of layered transition-metal dichalcogenides. *J. Appl. Phys.* **2007**, *101*, 014507.
- (14) Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* **2011**, *6*, 147–150.
- (15) Liu, H.; Ye, P. D. MoS<sub>2</sub> dual-gate MOSFET with atomic-layer-deposited as top-gate dielectric. *IEEE Electron Device Lett.* **2012**, *33*, 546–548.
- (16) Li, H.; et al. Fabrication of single- and multilayer MoS<sub>2</sub> film-based field-effect transistors for sensing NO at room temperature. *Small* **2012**, *8*, 63–67.
- (17) Yin, Z.; et al. Single-Layer MoS<sub>2</sub> Phototransistors. *ACS Nano* **2012**, *6*, 74–80.
- (18) Radisavljevic, B.; Whitwick, M. B.; Kis, A. Integrated Circuits and Logic Operations Based on Single-Layer MoS<sub>2</sub>. *ACS Nano* **2011**, *5*, 9934–9938.
- (19) Coehoorn, R.; et al. Electronic structure of MoSe<sub>2</sub>, MoS<sub>2</sub>, and WSe<sub>2</sub>. I. Band-structure calculations and photoelectron spectroscopy. *Phys. Rev. B* **1987**, *35*, 6195–6202.
- (20) Tenne, R.; Margulis, L.; Genut, M.; Hodes, G. Polyhedral and cylindrical structures of tungsten disulphide. *Nature* **1992**, *360*, 444–446.
- (21) Spalvins, T. A review of recent advances in solid film lubrication. *J. Vac. Sci. Technol., A* **1987**, *5*, 212–219.
- (22) Novoselov, K. S.; et al. Two-dimensional atomic crystals. *Proc. Natl. Acad. Sci. U.S.A.* **2005**, *102*, 10451–10453.
- (23) Lee, Y.-H.; et al. Synthesis of Large-Area MoS<sub>2</sub> Atomic Layers with Chemical Vapor Deposition. *Adv. Mater.* **2012**, *24* (17), 2320–2325.
- (24) Zhan, Y.; Liu, Z.; Najmaei, S.; Ajayan, P. M.; Lou, J. Large-area vapor-phase growth and characterization of MoS<sub>2</sub> atomic layers on a SiO<sub>2</sub> substrate. *Small* **2012**, *8*, 966–971.
- (25) Choi, Y.-K.; et al. Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. *Tech. Digest. – Int. Electron Devices Meet.* **1999**, 919–921, DOI: DOI: 10.1109/IEDM.1999.824298.
- (26) Bae, S.; et al. Roll-to-roll production of 30-in. graphene films for transparent electrodes. *Nat. Nanotechnol.* **2010**, *5*, 574–578.
- (27) Karl, N. Charge carrier transport in organic semiconductors. *Synth. Met.* **2003**, *133–134*, 649–657.

- (28) Ayers, J. E. *Digital integrated circuits: analysis and design*; CRC Press: Boca Raton, FL, 2004.
- (29) Lee, C.; et al. Anomalous Lattice Vibrations of Single- and Few-Layer MoS<sub>2</sub>. *ACS Nano* **2010**, *4*, 2695–2700.
- (30) Kuroda, S.; et al. 0.25  $\mu\text{m}$  gate length N-InGaP/InGaAs/GaAs HEMT DCFL circuit with lower power dissipation than high-speed Si CMOS circuits. *Tech. Digest. – Int. Electron Devices Meet.* **1992**, 323–326.
- (31) Chen, W.-K. *Analog Circuits and Devices*; CRC Press: Boca Raton, FL, 2003.
- (32) Michaelson, H. B. The work function of the elements and its periodicity. *J. Appl. Phys.* **1977**, *48*, 4729–4733.
- (33) Tsividis, Y.; McAndrew, C. *Operation and modeling of the MOS transistor*; Oxford University Press: New York, 2010.
- (34) Sun, D.; et al. Flexible high-performance carbon nanotube integrated circuits. *Nat. Nanotechnol.* **2011**, *6*, 156–161.
- (35) Fix, W.; Ullmann, A.; Ficker, J.; Clemens, W. Fast polymer integrated circuits. *Appl. Phys. Lett.* **2002**, *81*, 1735–1737.
- (36) Chen, Z.; et al. An integrated logic circuit assembled on a single carbon nanotube. *Science* **2006**, *311*, 1735.
- (37) Kim, D.-H.; et al. Complementary Logic Gates and Ring Oscillators on Plastic Substrates by Use of Printed Ribbons of Single-Crystalline Silicon. *IEEE Electron Device Lett.* **2008**, *29*, 73–76.
- (38) Gu, D.; Dey, S. K.; Majhi, P. Effective work function of Pt, Pd, and Re on atomic layer deposited HfO<sub>2</sub>. *Appl. Phys. Lett.* **2006**, *89*, 082907.