

# Engineering Density of Semiconductor-Dielectric Interface States to Modulate Threshold Voltage in OFETs

Annie Wang, Ioannis Kymissis, Vladimir Bulović, and Akintunde Ibitayo Akinwande, *Senior Member, IEEE*

**Abstract**—Threshold-voltage control is critical to the further development of pentacene organic field-effect transistors (OFETs). In this paper, we demonstrate that the threshold voltage can be tuned through chemical treatment of the gate dielectric layer. We show that oxygen plasma treatment of an organic polymer gate dielectric, parylene, introduces traps at the semiconductor-dielectric interface that strongly affect the OFET performance. Atomic force microscopy, optical microscopy using crossed-polarizers, and current-voltage and capacitance-voltage characterization were performed on treated and untreated devices. A model is presented to account for the effects of trap-introduced charges, both 1) fixed charges ( $2.0 \times 10^{-6}$  C/cm<sup>2</sup>) that shift the threshold voltage from  $-17$  to  $+116$  V and 2) mobile charges ( $1.1 \times 10^{-6}$  C/cm<sup>2</sup>) that increase the parasitic bulk conductivity. This technique offers a potential method of tuning threshold voltage at the process level.

**Index Terms**—Organic compounds, thin-film transistors (TFTs).

## I. INTRODUCTION

ORGANIC field-effect transistors (OFETs) are a potential building block for many flexible, large-area applications such as printed circuits, electronic textiles, and robotic skin [1]–[5]. The performance of organic semiconductors, typically benchmarked by mobility, has been significantly improved by considerable research into materials and processes over the past decade [6]. Pentacene in particular has already been demonstrated with field effect mobilities comparable to that of amorphous silicon [7]. A next step in the development of OFETs is to address the issue of threshold voltage control, which ultimately determines circuit functionality and yield.

A range of threshold voltages,  $V_{T_s}$ , have been obtained for hole-conducting pentacene FETs. Positive  $V_{T_s}$  have been reported for FETs using solution-processed polymer dielectrics such as PVP [2] and sputtered materials such as SiO<sub>2</sub> [1], while negative  $V_{T_s}$  were reported for FETs using chemical vapor deposition (CVD) polymer dielectrics such as parylene [8] and thermally grown materials such as Si/SiO<sub>2</sub> [7], [9]. This suggests that the difference in threshold voltages is not necessarily intrinsic to the gate dielectric material but is related to the occurrence of process-dependent fixed charged states at the semiconductor-dielectric interface.

Manuscript received September 3, 2004; revised September 13, 2004. This work was supported by the U.S. Army Natick Center and the MARCO MSD Focus Center. The review of this paper was arranged by Editor S. Datta.

The authors are with the Microsystems Technology Laboratory, Massachusetts Institute of Technology (MIT), Cambridge, MA 02139 USA (e-mail: aiwang@mit.edu; johnkym@mit.edu).

Digital Object Identifier 10.1109/TED.2005.860633

For solution-processed dielectrics it is common to deposit a precursor and then perform a cross-linking step. Incomplete cross-linking results in unsatisfied chemical bonds or leftover reactive reagents that, if present at the semiconductor-dielectric interface, can generate interface states. In contrast, the CVD polymer parylene fully cross-links during deposition, obviating a separate cross-linking step. Hence, we expect OFETs fabricated with a parylene gate dielectric to have fewer interface states, providing a suitable platform to study the effects of process-induced traps.

In this paper, pentacene OFETs with a parylene gate dielectric were fabricated and for some devices the parylene dielectric was treated with an O<sub>2</sub> plasma prior to pentacene deposition. We hypothesize that the O<sub>2</sub> treatment breaks bonds at the parylene surface, introducing parylene-pentacene interface states. These states dope the semiconductor, introducing mobile charges that increase parasitic bulk conductivity in the device. Fixed charges that shift the threshold voltage are also introduced. This paper presents characterization results of O<sub>2</sub> plasma-treated OFETs and confirms that charges introduced by interface states influence threshold voltage and parasitic conductivity.

## II. EXPERIMENTAL TECHNIQUE

Pentacene OFETs were fabricated on glass substrates using parylene-C as the gate dielectric. A schematic cross section of the bottom-gate, top-contact device is shown in Fig. 1(a). Patterning of the aluminum gates, pentacene layer, and gold source/drain contacts was performed using shadow masks. A  $275 \pm 5$  nm blanket layer of parylene was deposited by CVD over the patterned gates. Thermal evaporation of 10 nm of pentacene (at a rate of 0.02 nm/s) onto the parylene was followed by electron beam deposition of source/drain contacts. The top-contact devices have a channel length of 42  $\mu\text{m}$  and a channel width of 1250  $\mu\text{m}$  [Fig. 1(b)].

Two sets of devices were fabricated together using this process. The “control” device set was processed as described above, while for the second device set the parylene surface was treated with O<sub>2</sub> plasma in a Plasmod barrel plasma asher for 15 s prior to pentacene deposition. Metal-insulator-semiconductor (MIS) aluminum-parylene-pentacene-gold capacitors were also fabricated in the same evaporation, CVD, and O<sub>2</sub> treatment runs.




Fig. 1. OFET device structure. (a) Schematic cross-section of bottom-gate, top-contact OFET device. (b) Photograph of FET. The channel dimensions are 1250/42  $\mu\text{m}$   $W/L$ .

### III. THRESHOLD VOLTAGE AND CONDUCTIVITY

Electrical characterization of the transistors was performed using an Agilent 4156C semiconductor parameter analyzer. Fig. 2(a) shows the  $I$ - $V$  characteristic of a typical control transistor; Fig. 2(b) shows the same for an OFET with  $\text{O}_2$  plasma-treated parylene. We observe a dramatic difference in the shape and magnitude of the drain current  $I_D$ . In the  $\text{O}_2$ -treated device  $I_D$  is more than an order of magnitude larger and does not saturate. This increase could be due to: 1) a change in pentacene morphology; 2) an enhancement of the field effect mobility; 3) a shift in threshold voltage; or 4) an increase in parasitic bulk conductance.

We explore these four possibilities: 1) Pentacene morphology has been linked to performance in OFETs; for example, field effect mobility has been shown to be sensitive to pentacene grain size [10]. For our samples, atomic force microscopy and optical microscopy with cross-polarizers show that both the control and  $\text{O}_2$ -treated devices have similar pentacene grain sizes of approximately 150 nm. This data suggests that pentacene morphology is not responsible for the observed differences. 2) The field effect mobility extracted from the OFET linear regions at  $V_{DS} = -10$  V, changed from  $0.26 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  in the control device to  $0.39 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$  in the  $\text{O}_2$ -treated device. This increase is also not sufficient to account for the  $I_D$  increase. 3) and 4) Both the threshold voltage and parasitic bulk conductance, however, change significantly. In the context of the following model, these two factors can explain the  $I_D$  increase in the linear region of OFET operation.

OFETs are often modeled using conventional semiconductor device equations [11]. More refined models have been developed to include the contributions of trap states at the semiconductor/dielectric interface by modeling them as a gate voltage dependent mobility [12] or as localized bandgap states [13]. As in [14], we assume a constant mobility and model the interface states as acceptors. For an OFET in the linear region, the contribution of interface states is modeled as both fixed and mobile charges. The model assumes a parallel conduction mechanism consisting of: 1) a surface channel in which the carrier density in the surface accumulation layer is modulated by gate voltage and 2) a “bulk” layer away from the surface channel whose mobile carrier density is not modulated by the gate voltage. Fixed charges shift threshold voltage and mobile charges add parasitic bulk conductivity

$$-I_D = \frac{W}{L} \mu V_{DS} \left[ C_{\text{ins}} \left( V_{GS} - V_T - \frac{Q_{\text{fixed}}}{C_{\text{ins}}} \right) + \frac{W}{L} \mu V_{DS} Q_{\text{mobile}} \right] \quad (1)$$




Fig. 2.  $I$ - $V$  characteristics for (a) control and (b)  $\text{O}_2$ -treated pentacene FETs. The  $\text{O}_2$ -treated device shows much higher drain current and appears to have a significant parasitic bulk conductivity.

where  $W$  = width of the OFET,  $L$  = length,  $\mu$  = field effect mobility,  $C_{\text{ins}}$  = dielectric insulator capacitance,  $V_{GS}$  = gate to source voltage,  $V_{DS}$  = drain to source voltage,  $V_T$  = threshold voltage,  $Q_{\text{fixed}}$  = fixed interface trap charge, and  $Q_{\text{mobile}}$  = parasitic mobile charge. This equation can then be rearranged to the form

$$-I_D = \frac{W}{L} \mu V_{DS} [(V_{GS} - V_T) C_{\text{ins}} - Q_{\text{fixed}} + Q_{\text{mobile}}] \quad (2)$$

and  $Q_{\text{fixed}}$  and  $Q_{\text{mobile}}$  can be determined from the  $I$ - $V$  characteristics.

Fig. 3(a) and (b) shows the extrapolated threshold values for the control and  $\text{O}_2$  treated devices, respectively. Multiple runs of the control demonstrated that  $V_T$  variation across a substrate is generally within 1–2 V for control devices. After  $\text{O}_2$  plasma treatment, the  $V_T$  variation across FETs on the same substrate increases, possibly due to nonuniformity in the  $\text{O}_2$  plasma. The curves in Figs. 2(b) and 3(b) are representative of a group of six devices tested on the  $\text{O}_2$ -treated substrate, which all showed  $V_T$  shifts  $> 100$  V.

As expected from the larger current modulation in the  $\text{O}_2$ -treated device  $I$ - $V$  characteristics [Fig. 2(a), (b)], threshold voltage  $V_T$  has shifted positive.  $V_T$  changes from  $-17$  V in the control to  $+116$  V in the  $\text{O}_2$ -treated device. Lee and Song noted a similar, much smaller, positive shift in  $V_T$  ( $-1.8 \pm 0.84$  V to  $0.34 \pm 2.1$  V) in pentacene FETs with an  $\text{SiO}_2$  gate dielectric when the dielectric was treated for 5 min with  $\text{O}_2$  plasma prior to pentacene deposition [9]. The threshold shift,  $\Delta V_T = +133$  V, can be used to determine the relative difference in fixed charge between the control and  $\text{O}_2$ -treated devices

$$\Delta Q_{\text{fixed}} = \Delta V_T * C_{\text{ins}}. \quad (3)$$

Using the measured value  $C_{\text{ins}} = 1.5 \times 10^{-8} \text{ F/cm}^2$ ,  $\Delta Q_{\text{fixed}} = -2.0 \times 10^{-6} \text{ C/cm}^2 = -10^{13} \text{ charges/cm}^2$ .




Fig. 3. Extrapolated threshold voltage for (a) control and (b) O<sub>2</sub>-treated pentacene FETs. For the control device,  $V_T$  was extracted from saturation region measurements. Because the O<sub>2</sub>-treated device does not saturate and  $I_D$  is high,  $V_T$  was extrapolated from  $V_{GS}$  close to  $V_T$  to minimize contact resistance effects. The threshold voltage has been shifted +133 V by the O<sub>2</sub> treatment.

TABLE I

CALCULATED VALUES FOR  $Q_{mobile}$  AT  $0 \geq V_{DS} \geq -10$  V. THESE VALUES WERE CALCULATED USING THE  $I$ - $V$  CURVES AND (4).  $\Delta Q_{fixed}$  WAS  $2.0 \times 10^{-6}$  C/cm<sup>2</sup> =  $10^{13}$  electrons/cm<sup>2</sup>

$V_{GS}$ [V]	$Q_{mobile}$ (control) [C/cm <sup>2</sup> ]	$Q_{mobile}$ (O <sub>2</sub> -treated) [C/cm <sup>2</sup> ]
-30V	$5.8 \times 10^{-8}$	$1.1 \times 10^{-6}$
-40V	$9.2 \times 10^{-8}$	$1.1 \times 10^{-6}$
-50V	$1.1 \times 10^{-7}$	$1.0 \times 10^{-6}$
-60V	$1.1 \times 10^{-7}$	$1.1 \times 10^{-6}$

The presence of a mobile charge in the bulk produces a parasitic conductivity that is not modulated by the gate bias. The resulting increase in  $I_D$  can be modeled as  $\Delta I_D = W/L * \mu V_{DS} * Q_{mobile}$ , as given in the model above. Although only the relative difference in  $Q_{fixed}$  can be calculated, values for  $Q_{mobile}$  can be determined for both the control and O<sub>2</sub>-treated devices. Since the measured values of  $V_T$  include the contribution of  $Q_{fixed}$ , (2) can be written as

$$-I_D = \frac{W}{L} \mu V_{DS} [(V_{GS} - V_{T_{measured}}) C_{ins} + Q_{mobile}].$$

Differentiating this equation with respect to  $V_{DS}$  and solving for  $Q_{mobile}$ , we obtain

$$-Q_{mobile} = (V_{GS} - V_{T_{measured}}) C_{ins} + \frac{d(I_D)}{\mu V_{DS}}. \quad (4)$$

Table I gives the extracted values for  $Q_{mobile}$  in the linear region, where  $dI_D/dV_{DS}$  is calculated for  $0 \geq V_{DS} \geq -10$  V. The  $Q_{mobile}$  values for each device agree across several  $V_{GS}$  gate biases, indicating that the parasitic bulk conductivity is independent of gate voltage.  $Q_{mobile}$  in the O<sub>2</sub>-treated device is an order of magnitude higher than in the control device and on the same order of magnitude as  $\Delta Q_{fixed}$ .




Fig. 4. Quasi-static  $C$ - $V$  curve for control and O<sub>2</sub>-treated MIS capacitors. The control device is in accumulation for negative gate voltages and enters depletion for positive  $V_{GS}$ . The O<sub>2</sub>-treated device remains in accumulation throughout the measurement range and does not reach flatband.




Fig. 5. (a) Gate capacitance model.  $C_d$  is the parylene dielectric capacitance;  $C_s$  is the semiconductor depletion capacitance; and  $C_{it}$  is the trap capacitance. Traps are modeled as a parasitic  $RC$  leg in parallel with the dielectric. (b) Equivalent capacitance model. Note that  $C_{ins}$  is the parallel combination of  $C_d$  and  $C_{it}$ .

#### IV. CAPACITANCE

The presence of traps introduced by O<sub>2</sub> plasma treatment is also observable in capacitance measurements of MIS test structures. Quasi-static  $C$ - $V$  measurements were performed using an Agilent 4156C semiconductor parameter analyzer. An HP 4192A LF impedance analyzer was used to take  $C$ - $V$  measurements at 1 kHz. Since O<sub>2</sub> plasma treatment etches parylene, the dielectric capacitance of the O<sub>2</sub>-treated device is a few percent higher than that of the control. Parylene thickness in the O<sub>2</sub>-treated device was reduced from  $275 \pm 5$  nm to  $255 \pm 5$  nm, as measured using a Dektak surface profiler.

As shown in the quasi-static  $C$ - $V$  curve (Fig. 4), the control MIS capacitor goes through accumulation, flatband, and depletion over the  $-45 \text{ V} \leq V_{GS} \leq +45 \text{ V}$  measurement range. In contrast, the O<sub>2</sub>-treated MIS capacitor stays in accumulation throughout. This shift in flatband voltage is consistent with the  $V_T$  shift seen in the  $I$ - $V$  characteristics and supports the existence of traps at the parylene/pentacene interface.

Traps can be modeled as capacitances with an  $RC$  time constant related to the trapping and release of carriers [15], [16]. We modeled the parylene-pentacene interface as a combination of three capacitances: the pentacene (semiconductor) depletion capacitance,  $C_s$ ; capacitance of traps on the dielectric-semiconductor interface,  $C_{it}$ ; and the parylene dielectric capacitance,  $C_d$  [Fig. 5(a)]. The total capacitance is then

$$C_{total} = \left( \frac{1}{C_s} + \frac{1}{C_d + C_{it}} \right)^{-1}. \quad (5)$$

In accumulation, the depletion capacitance  $C_s$  drops out and the model simplifies to the parallel combination of  $C_d$  and  $C_{it}$  [Fig. 5(b)].

High-frequency  $C$ - $V$  measurements of the MIS structures showed that the gate capacitance in accumulation varies with




Fig. 6. High-frequency (1 kHz)  $C$ - $V$  measurements of control and  $O_2$ -treated MIS capacitors as a function of gate bias.




Fig. 7.  $I$ - $V$  characteristics for control device and  $O_2$ -treated device in the dark and under  $3400 \text{ cd/m}^2$  incandescent white light illumination. The  $O_2$ -treated device exhibits enhanced photosensitivity.

frequency. Measurements of plain metal-parylene-metal capacitors confirmed that the parylene dielectric capacitance,  $C_d = 9.4 \times 10^{-9} \text{ F/cm}^2$ , is constant over the frequency range measured [17]. The frequency dependence of the accumulation gate capacitance can be attributed to 1) high resistivity and slow charge carrier movement in the pentacene material and/or 2) a distribution of carrier trapping/detrapping rates from localized states in the bulk and at the interface [18]. As frequency increases, slower traps can no longer follow the ac voltage [15], and Fig. 6 shows decreased capacitance at 1 kHz for both devices. Impedance spectroscopy is a possible method of determining the (possibly faster) carrier trapping and release time constants of the interface states introduced by  $O_2$  plasma treatment, but this method is complicated by significant resistance in the pentacene material and was not performed.

## V. PHOTOSENSITIVITY

In the accumulation-mode pentacene FETs, charges induced by the applied gate voltage first must fill trap states in the OFET channel before becoming available for conduction. The shift in  $V_T$  described previously is a measure of the increase in interface trap density in the  $O_2$ -treated FETs. Photo-induced detrapping of the carriers filling interface traps releases additional carriers that can contribute to conduction [19], [20], so that the traps introduced by the  $O_2$  treatment are also observable in photocurrent measurements of OFETs.

We characterized the  $O_2$ -treated and control devices in the dark and under  $3.4 \times 10^3 \text{ cd/m}^2$  white light luminance generated by an incandescent light bulb. At  $V_{DS} = V_{GS} = -60 \text{ V}$ ,  $I_D$  changed by  $0.5\% \pm 0.02\%$  in the control device, while in the

$O_2$ -treated device  $I_D$  increased by  $8.3 \pm 0.7\%$  (Fig. 7). This photosensitivity suggests that the traps introduced by the  $O_2$  treatment can be probed optically.

## VI. CONCLUSION

$O_2$  plasma treatment of the gate dielectric introduces trap states that can be observed with several techniques. In pentacene FETs traps induce both fixed charges that influence threshold voltage and mobile charges that increase parasitic bulk conductivity. A model was presented that attempts to explain the influence of the fixed and mobile charges on the transistor behavior.

$O_2$  plasma treatment shifts pentacene FETs from enhancement mode to depletion mode transistors, enabling the development of enhancement-depletion OFET logic circuits in an integrated process. Unlike enhancement-only or depletion-only FET logic, enhancement-depletion logic avoids the need for complex level-shifting schemes or additional biasing power supplies. By simply masking off appropriate sections of the substrate during treatment, transistors with different  $V_T$ s can be produced on the same substrate.

Because the described  $O_2$  treatment results in a very large shift in OFET characteristics within 15 s, a similar, but more controllable surface treatment technique (such as UV-ozone treatment [21]) is desirable. The specific  $O_2$  plasma treatment presented in this paper is ultimately less important than the demonstration that surface modification of the gate dielectric at the process level, both intentional and unintentional, strongly affects OFET performance in a quantifiable way.

## REFERENCES

- [1] H. Klauk, D. J. Gundlach, and T. N. Jackson, "Fast organic thin-film transistor circuits," *IEEE Electron Device Lett.*, vol. 20, no. 6, pp. 589–591, Jun. 1999.
- [2] M. Halik, H. Klauk, U. Zschieschang, G. Schmid, W. Radlik, S. Ponomarenko, S. Kirchmeyer, and W. Weber, "High-mobility organic thin-film transistors based on  $\alpha$ ,  $\alpha'$ -dicyclopentadienylthiophenes," *J. Appl. Phys.*, vol. 93, no. 5, pp. 2977–2981, Mar. 2003.
- [3] B. K. Crone, A. Dodabalapur, R. Sarpeshkar, R. W. Filas, Y.-Y. Lin, Z. Bao, J. H. O'Neill, W. Li, and H. E. Katz, "Design and fabrication of organic complementary circuits," *J. Appl. Phys.*, vol. 89, no. 9, pp. 5125–5132, May 2001.
- [4] J. B. Lee and V. Subramanian, "Organic transistors on fiber: A first step toward electronic textiles," in *IEDM Tech. Dig.*, 2003, pp. 8.3.1–8.3.4.
- [5] T. Someya and T. Sakurai, "Integration of organic field-effect transistors and rubbery pressure sensors for artificial skin applications," in *IEDM Tech. Dig.*, 2003, pp. 8.4.1–8.4.4.
- [6] C. D. Dimitrakopoulos and P. R. L. Malenfant, "Organic thin film transistors for large area electronics," *Adv. Mater.*, vol. 14, no. 2, pp. 99–117, Jan. 2002.
- [7] Y.-Y. Lin, D. J. Gundlach, S. F. Nelson, and T. N. Jackson, "Stacked pentacene layer organic thin-film transistors with improved characteristics," *IEEE Electron Device Lett.*, vol. 18, no. 12, pp. 606–608, Dec. 1997.
- [8] C. D. Dimitrakopoulos, B. K. Furman, T. Graham, S. Hegde, and S. Purushothaman, "Field-effect transistors comprising molecular beam deposited  $\alpha$ ,  $\omega$ -di-hexyl-hexathienylene and polymeric insulator," *Synth. Met.*, vol. 92, pp. 47–52, 1998.
- [9] M. W. Lee and C. K. Song, "Oxygen plasma effects on performance of pentacene thin film transistor," *Jpn. J. Appl. Phys.*, pt. 1, vol. 42, no. 7A, pp. 4218–4221, 2003.
- [10] C. D. Dimitrakopoulos, A. R. Brown, and A. Pomp, "Molecular beam deposited thin films of pentacene for organic field effect transistor applications," *J. Appl. Phys.*, vol. 80, no. 4, pp. 2501–2508, Aug. 1996.
- [11] G. Horowitz, X. Peng, D. Fichou, and F. Garnier, "The oligothiophene-based field-effect transistor: How it works and how to improve it," *J. Appl. Phys.*, vol. 67, pp. 528–532, Jan. 1990.

- [12] P. V. Necliudov, M. S. Shur, D. J. Gundlach, and T. N. Jackson, "Modeling of organic thin film transistors of different designs," *J. Appl. Phys.*, vol. 88, pp. 6594–6597, Dec. 2000.
- [13] A. R. Volkel, R. A. Street, and D. Knipp, "Carrier transport and density of state distributions in pentacene transistors," *Phys. Rev. B, Condens. Matter*, vol. 66, no. 195336, 2002.
- [14] R. A. Street, D. Knipp, and A. R. Volkel, "Hole transport in polycrystalline pentacene transistors," *Appl. Phys. Lett.*, vol. 80, pp. 1658–1660, Mar. 2002.
- [15] E. H. Nicollian and J. R. Brews, *MOS Physics and Technology*. New York: Wiley, 1982, pp. 321–331.
- [16] D. K. Schroder, *Semiconductor Material and Device Characterization*. New York: Wiley, 1998, pp. 368–377.
- [17] Parylene conformal coating specifications and properties. Specialty Coating Systems, Cookson Electronics. [Online]. Available: <http://www.scscookson.com/parylene/properties.cfm>
- [18] J. S. Choi and G. W. Neudeck, "Frequency-dependent capacitance-voltage characteristics for amorphous silicon-based metal-insulator-semiconductor structures," *IEEE Trans. Electron Devices*, vol. 39, no. 11, pp. 2515–2522, Nov. 1992.
- [19] G. Jarosz, R. Signerski, and J. Godlewski, "Photoenhanced currents in pentacene layers," *Adv. Mater. Opt. Electr.*, vol. 6, pp. 379–382, 1996.
- [20] M. C. Hamilton, S. Martin, and J. Kanicki, "Thin-film organic polymer phototransistors," *IEEE Trans. Electron Devices*, vol. 51, no. 6, pp. 877–885, Jun. 2004.
- [21] A. Wang, I. Kymissis, V. Bulovic, and A. I. Akinwande, "Process control of threshold voltage in organic FETs," in *IEDM Tech. Dig.*, Dec. 2004, pp. 15.5.1–15.5.4.



**Annie Wang** received the S.B and M.Eng. degrees in electrical engineering and computer science in 2004 from the Massachusetts Institute of Technology (MIT), Cambridge. She is currently pursuing the Ph.D. degree in electrical engineering at MIT, studying organic and metal-oxide thin-film devices for electronic and optoelectronic applications.



**Ioannis Kymissis** received the S.B., M.Eng., and Ph.D. degrees from the Massachusetts Institute of Technology (MIT), Cambridge, in 1998, 1999, and 2003, respectively. Work for his masters thesis was conducted at the IBM T. J. Watson Research Center, Yorktown Heights, NY, investigating organic semiconductors. His Ph.D. dissertation topic was studying alternative fabrication techniques and addressing architectures for field emission displays.

He is currently a Postdoctoral Associate at the MIT Laboratory for Organic Optics and Electronics (LOOE) investigating new processing strategies for highly integrated organic systems.

Dr. Kymissis was awarded the IEEE Paul Rappaport award in 2002 for his contributions to organic field effect transistor technology, and the Shoulders-Grey-Spindt medal at the 2002 IVMC for contributions to vacuum microelectronics.



**Vladimir Bulović** received the M.S. degree in electrical engineering from Columbia University, New York, NY, and the Ph.D. degree from Princeton University, Princeton, NJ, in 1993 and 1998, respectively.

He is the KDD Career Development Associate Professor of Electrical Engineering at the Massachusetts Institute of Technology (MIT), Cambridge. Prior to joining MIT, he was a Senior Scientist and Project Head of Strategic Technology Development at Universal Display Corporation (UDC) where he developed applications of organic materials to light emitting and photosensitive devices. At MIT, his research interests include studies of physical properties of organic and organic/inorganic nanocrystal composite thin films and structures, and development of novel optoelectronic organic and hybrid nano-scale devices. He has authored over 50 research papers and has over 30 issued patents in the areas of organic LEDs, lasers, photodetectors, memories, and nanostructured devices.



**Akintunde Ibitayo Akinwande** (SM'00) received the B.Sc. degree in electrical and electronic engineering from the University of Ife, Ife, Nigeria, in 1978, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1981 and 1986, respectively.

He joined Honeywell Technology Center, Bloomington, MN, in 1986, where he initially conducted research on GaAs complementary FET technology for very high-speed signal processing. He later joined the Si Microstructures group, where he conducted research on pressure sensors, accelerometers, thin-film field emission, and display devices. He joined the Microsystems Technology Laboratories, Massachusetts Institute of Technology (MIT), Cambridge, in 1995, where his research focuses on device and micro-fabrication technologies with particular emphasis on smart displays, large area electronics, field emission and field ionization devices, and electric propulsion. He is currently a Professor in MIT's Electrical Engineering and Computer Science Department. He holds four patents in MEMS and display technologies and has authored more than 50 journal publications.

Dr. Akinwande is a recipient of the 1996 NSF Career Award. He has served on a number of technical program committees for various conferences, including the Device Research Conference, the International Electron Devices Meeting, the International Solid-State Circuits Conference, the International Display Research Conference, and the International Vacuum Microelectronics Conference.