



US009160287B2

(12) **United States Patent**
Briffa et al.

(10) **Patent No.:** **US 9,160,287 B2**
(45) **Date of Patent:** ***Oct. 13, 2015**

(54) **LINEARIZATION CIRCUITS AND METHODS FOR MULTILEVEL POWER AMPLIFIER SYSTEMS**

(71) Applicant: **Eta Devices, Inc.**, Cambridge, MA (US)

(72) Inventors: **Mark A. Briffa**, Tyreso (SE); **Joel L. Dawson**, Roslindale, MA (US); **John E. DeRoo**, Hopkinton, MA (US); **Krenar Komoni**, Waltham, MA (US); **David J. Perreault**, Brookline, MA (US); **Oguzhan Uyar**, Cambridge, MA (US)

(73) Assignee: **Eta Devices, Inc.**, Cambridge, MA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: **14/064,572**

(22) Filed: **Oct. 28, 2013**

(65) **Prior Publication Data**

US 2014/0118065 A1 May 1, 2014

Related U.S. Application Data

(63) Continuation of application No. 13/833,050, filed on Mar. 15, 2013, now Pat. No. 8,829,993, and a continuation-in-part of application No. 13/663,878, filed on Oct. 30, 2012, and a continuation-in-part of application No. 13/663,887, filed on Oct. 30, 2012, now Pat. No. 8,824,978.

(60) Provisional application No. 61/730,214, filed on Nov. 27, 2012.

(51) **Int. Cl.**
H03G 3/20 (2006.01)
H03F 3/193 (2006.01)
H03F 1/32 (2006.01)

(Continued)

(52) **U.S. Cl.**
CPC **H03F 3/193** (2013.01); **H03F 1/025** (2013.01); **H03F 1/3241** (2013.01); **H03F 1/3247** (2013.01); **H03F 3/195** (2013.01); **H03F 3/217** (2013.01); **H03F 3/245** (2013.01); **H03F 3/602** (2013.01); **H03F 3/68** (2013.01); **H03F 2200/511** (2013.01)

(58) **Field of Classification Search**
CPC H03G 3/20
USPC 330/136, 297, 296, 285
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,129,839 A 12/1978 Galani et al.
4,835,493 A 5/1989 Walsh, Jr.

(Continued)

FOREIGN PATENT DOCUMENTS

EP 1 750 336 A2 2/2007
EP 1 750 366 A3 2/2007

(Continued)

OTHER PUBLICATIONS

Office Action dated Jan. 26, 2015 for U.S. Appl. No. 13/955,952, filed Jul. 31, 2013.

Response to Office Action dated Nov. 3, 2014 as filed on Jan. 22, 2015 for U.S. Appl. No. 14/338,671, filed Jul. 23, 2014.

Office Action dated May 23, 2014 for U.S. Appl. No. 13/663,878, filed Oct. 30, 2012.

Notice of Allowance dated Jul. 14, 2014 for U.S. Appl. No. 13/833,050, filed Mar. 15, 2013.

(Continued)

Primary Examiner — Henry Choe

(74) *Attorney, Agent, or Firm* — Daly, Crowley, Mofford & Durkee, LLP

(57) **ABSTRACT**

Circuits and methods for achieving high linearity, high efficiency power amplifiers, including digital predistortion (DPD) and pulse cancellation in switched-state RF power amplifier systems are described.

24 Claims, 10 Drawing Sheets

