






Scaling with photonics inside processors and memory


Vladimir Stojanovic
MIT




Socket bandwidth, pin count and power scaling






Memory interface scaling problems: Energy-cost and bandwidth density



Power and pins required for 10TFlop/s



Photonic links inside CPU chips



MIT EOS Platform: Stojanovic, Ram, Popovic



10TFlop/s 4-socket node with photonics

Photonic coherency links

- CPU power limited multi-socket

Photonic memory interfaces

- Breaks capacity/throughput bottleneck




Photonicly Interconnected Memory

- Laser power guiding from MC
- Photonics inside DRAM stack

Embedded Node Performance

1Byte/Flop



CPU-limited
I/O and Mem BW limited