

# PLL On-Chip Jitter Measurement: Analysis and Design

Socrates D. Vamvakos<sup>1</sup>, Vladimir Stojanović<sup>2</sup>,  
Jared L. Zerbe<sup>3</sup>, Carl W. Werner<sup>3</sup>, Don  
Draper<sup>3</sup>, Borivoje Nikolić<sup>1</sup>



<sup>1</sup>University of California, Berkeley

<sup>2</sup> M.I.T.

<sup>3</sup> Rambus, Inc.

# PLL Jitter Optimization


- Minimum jitter can be achieved by adjusting loop parameters ( $\omega_N, \zeta$ ).



- Objective: Operate at minimum jitter point

# PLL Jitter Optimization

- Adaptive scheme can compensate for:
  - PVT variations
  - Unknown noise environment
  - Different operating frequencies




**Jitter estimation critical for correct operation**

# Outline

- **Motivation**
- **System Implementation**
  - PLL circuit
  - Jitter Estimation Methods
    - Dead-Zone Algorithm
    - Variance Metric Algorithm
- **Measurement Results**
  - Error Sources
- **Conclusions**


# PLL Circuit

- Dual charge pump, self-biased PLL




# PLL Circuit

- Modulate PLL jitter by changing  $I_{CP2}$
- Low  $I_{CP2}$ 
  - Low damping factor  $\zeta$
  - Jitter peaking
- High  $I_{CP2}$ 
  - High self-generated periodic jitter
  - High charge pump sensitivity to supply noise
  - Low phase margin





# Dead-Zone Jitter Estimation



- Find boundaries of jitter distribution for tail probability  $P$ .

# Dead-Zone Jitter Estimation


- Measurement circuit





# Dead-Zone Jitter Estimation


- **Possible issues:**
  - 1) **Shape of jitter distribution must be known**
  - 2) **Non-Gaussian jitter distribution**
    - E.g.: Increased periodic jitter and/or loop instability cause bimodality




# Variance Metric Jitter Estimation

- Combine measurements along jitter histogram to compute variance metric

$$VM = \sum_{i=-K+1}^{K-1} [(K-i) \cdot H_i + (i+K) \cdot (N-H_i)]$$




# Circuit Implementation




- Simple extension of dead-zone circuit
- No multiplication required

# System Implementation




- 0.13  $\mu\text{m}$  CMOS
- PLL: 17 mW (1GHz)
- Meas. Ckt: 10 mW

# Measurement Results




- Large error for high damping factors

# Measurement Results



- **Bimodal distribution due to increased periodic jitter**


# Measurement Results



- Variance metric identifies minimum

# Variance Metric Performance

*Normalized Variance Metric Calculations*




- **Smaller  $\Delta x$  improves jitter estimates**



# Residual Error


- Source: Correlated supply/substrate noise and RefClk jitter



$$\text{Var}[\phi_{PLL} - \phi_{REF}] = \text{Var}[\phi_{PLL}] + \text{Var}[\phi_{REF}] - 2 \times \text{Cov}[\phi_{PLL}, \phi_{REF}]$$

# Residual Error

- Source: Correlated supply/substrate noise and RefClk jitter




$$\text{Var}[\phi_{PLL} - \phi_{REF}] = \text{Var}[\phi_{PLL}] + \text{Var}[\phi_{REF}] - 2 \times \text{Cov}[\phi_{PLL}, \phi_{REF}]$$

PLL Jitter

# Residual Error

- Source: Correlated supply/substrate noise and RefClk jitter




$$\text{Var}[\phi_{PLL} - \phi_{REF}] = \text{Var}[\phi_{PLL}] - \text{Var}[\phi_{REF}] + 2 \times \text{Cov}[\phi_{PLL}, \phi_{REF}]$$

Constant

# Residual Error


- Source: Correlated supply/substrate noise and RefClk jitter



$$\text{Var}[\phi_{PLL} - \phi_{REF}] = \text{Var}[\phi_{PLL}] + \text{Var}[\phi_{REF}] - 2 \times \text{Cov}[\phi_{PLL}, \phi_{REF}]$$

Dependent on PLL operating point

# Calculation of Correlation Error




- **Measurement: Solve for correlation error**

$$2 \times \text{Cov}[\phi_{PLL}, \phi_{REF}] = \text{Var}[\phi_{PLL} - \phi_{REF}] - \text{Var}[\phi_{PLL}] - \text{Var}[\phi_{REF}]$$

- **Simulation: Use noise transfer functions (NTF)**


# Correlation Error vs. Frequency

Normalized Supply Correlation Error (Abs. Value)




- Total error: Multiply with supply noise PSD and integrate over all frequencies
- Same analysis for RefClk correlation error

# Supply Correlation Error



- RefClk spur contributes ~90% of supply correlation error

# Measurement Error Components



- Relative jitter values affected mostly by dead-zone error



# Conclusions

- **Study of on-chip jitter estimation methods**
- **Sources of measurement error**
  - **Dead-zone algorithm**
  - **Correlated noise sources**
- **Proposed design improvements**
  - **Variance metric algorithm**
    - **Correct operation for any jitter distribution**