Matteo Castellani
Research Assistant
PhD Student, EECS
Massachusetts Institute of Technology
Department of Electrical Engineering and Computer Science
66 Massachusetts Ave., Suite 36-215
Cambridge, MA 02139
Email: mcaste@mit.edu
Matteo is a graduate student in the Electrical Engineering and Computer Science department at MIT. He received his M.Sc. degree in Micro and Nanotechnologies for Integrated Systems from the Polytechnic University of Turin, Grenoble Institute of Technology, and École Polytechnique Fédérale in 2020, and his B.Sc. in Engineering Physics from the Polytechnic University of Turin in 2018.
His current work is focused on superconducting nanowires for neuromorphic computing and single-photon detectors.
QNN Publications, Conference Papers, & Thesis
2723951
Matteo Castellani
items
1
apa
0
date
desc
title
2870
https://qnn-rle.mit.edu/wp-content/plugins/zotpress/
%7B%22status%22%3A%22success%22%2C%22updateneeded%22%3Afalse%2C%22instance%22%3A%22zotpress-46f588110738ad11ceca18c94a1f251a%22%2C%22meta%22%3A%7B%22request_last%22%3A0%2C%22request_next%22%3A0%2C%22used_cache%22%3Atrue%7D%2C%22data%22%3A%5B%7B%22key%22%3A%22FQVBQMC6%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Karam%20et%20al.%22%2C%22parsedDate%22%3A%222024-01-22%22%2C%22numChildren%22%3A2%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EKaram%2C%20V.%2C%20Medeiros%2C%20O.%2C%20Dandachi%2C%20T.%20E.%2C%20Castellani%2C%20M.%2C%20Foster%2C%20R.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20%282024%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2401.12360%27%3EParameter%20extraction%20for%20a%20superconducting%20thermal%20switch%20%28hTron%29%20SPICE%20model%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2401.12360%29.%20arXiv.%20%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22preprint%22%2C%22title%22%3A%22Parameter%20extraction%20for%20a%20superconducting%20thermal%20switch%20%28hTron%29%20SPICE%20model%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Valentin%22%2C%22lastName%22%3A%22Karam%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Tareq%20El%22%2C%22lastName%22%3A%22Dandachi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Efficiently%20simulating%20large%20circuits%20is%20crucial%20for%20the%20broader%20use%20of%20superconducting%20nanowirebased%20electronics.%20However%2C%20current%20simulation%20tools%20for%20this%20technology%20are%20not%20adapted%20to%20the%20scaling%20of%20circuit%20size%20and%20complexity.%20We%20focus%20on%20the%20multilayered%20heater-nanocryotron%20%28hTron%29%2C%20a%20promising%20superconducting%20nanowire-based%20switch%20used%20in%20applications%20such%20as%20superconducting%20nanowire%20single-photon%20detector%20%28SNSPD%29%20readout.%20Previously%2C%20the%20hTron%20was%20modeled%20using%20traditional%20finite-element%20methods%20%28FEM%29%2C%20which%20fall%20short%20in%20simulating%20systems%20at%20a%20larger%20scale.%20An%20empirical-based%20method%20would%20be%20better%20adapted%20to%20this%20task%2C%20enhancing%20both%20simulation%20speed%20and%20agreement%20with%20experimental%20data.%22%2C%22genre%22%3A%22%22%2C%22repository%22%3A%22arXiv%22%2C%22archiveID%22%3A%22arXiv%3A2401.12360%22%2C%22date%22%3A%222024-01-22%22%2C%22DOI%22%3A%22%22%2C%22citationKey%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2401.12360%22%2C%22language%22%3A%22en%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222024-03-04T20%3A56%3A26Z%22%7D%7D%2C%7B%22key%22%3A%22LQ47QRC8%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%20et%20al.%22%2C%22parsedDate%22%3A%222023-04-23%22%2C%22numChildren%22%3A3%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%2C%20Medeiros%2C%20O.%2C%20Foster%2C%20R.%20A.%2C%20Buzzi%2C%20A.%2C%20Colangelo%2C%20M.%2C%20Bienfang%2C%20J.%20C.%2C%20Restelli%2C%20A.%2C%20%26%20Berggren%2C%20K.%20K.%20%282023%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2304.11700%27%3EA%20Nanocryotron%20Ripple%20Counter%20Integrated%20with%20a%20Superconducting%20Nanowire%20Single-Photon%20Detector%20for%20Megapixel%20Arrays%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2304.11700%29.%20arXiv.%20https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.48550%5C%2FarXiv.2304.11700%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22preprint%22%2C%22title%22%3A%22A%20Nanocryotron%20Ripple%20Counter%20Integrated%20with%20a%20Superconducting%20Nanowire%20Single-Photon%20Detector%20for%20Megapixel%20Arrays%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%20A.%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Joshua%20C.%22%2C%22lastName%22%3A%22Bienfang%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Restelli%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Decreasing%20the%20number%20of%20cables%20that%20bring%20heat%20into%20the%20cryocooler%20is%20a%20critical%20issue%20for%20all%20cryoelectronic%20devices.%20Especially%2C%20arrays%20of%20superconducting%20nanowire%20single-photon%20detectors%20%28SNSPDs%29%20could%20require%20more%20than%20%2410%5E6%24%20readout%20lines.%20Performing%20signal%20processing%20operations%20at%20low%20temperatures%20could%20be%20a%20solution.%20Nanocryotrons%2C%20superconducting%20nanowire%20three-terminal%20devices%2C%20are%20good%20candidates%20for%20integrating%20sensing%20and%20electronics%20on%20the%20same%20technological%20platform%20as%20SNSPDs%20in%20photon-counting%20applications.%20In%20this%20work%2C%20we%20demonstrated%20that%20it%20is%20possible%20to%20read%20out%2C%20process%2C%20encode%2C%20and%20store%20the%20output%20of%20SNSPDs%20using%20exclusively%20superconducting%20nanowires.%20In%20particular%2C%20we%20present%20the%20design%20and%20development%20of%20a%20nanocryotron%20ripple%20counter%20that%20detects%20input%20voltage%20spikes%20and%20converts%20the%20number%20of%20pulses%20to%20an%20%24N%24-digit%20value.%20The%20counting%20base%20can%20be%20tuned%20from%202%20to%20higher%20values%2C%20enabling%20higher%20maximum%20counts%20without%20enlarging%20the%20circuit.%20As%20a%20proof-of-principle%2C%20we%20first%20experimentally%20demonstrated%20the%20building%20block%20of%20the%20counter%2C%20an%20integer-%24N%24%20frequency%20divider%20with%20%24N%24%20ranging%20from%202%20to%205.%20Then%2C%20we%20demonstrated%20photon-counting%20operations%20at%20405%5C%5C%2Cnm%20and%201550%5C%5C%2Cnm%20by%20coupling%20an%20SNSPD%20with%20a%202-digit%20nanocryotron%20counter%20partially%20integrated%20on-chip.%20The%202-digit%20counter%20operated%20in%20either%20base%202%20or%20base%203%20with%20a%20bit%20error%20rate%20lower%20than%20%242%20%5C%5Ctimes%2010%5E%7B-4%7D%24%20and%20a%20maximum%20count%20rate%20of%20%2445%20%5C%5Ctimes%2010%5E6%5C%5C%2C%24s%24%5E%7B-1%7D%24.%20We%20simulated%20circuit%20architectures%20for%20integrated%20readout%20of%20the%20counter%20state%2C%20and%20we%20evaluated%20the%20capabilities%20of%20reading%20out%20an%20SNSPD%20megapixel%20array%20that%20would%20collect%20up%20to%20%2410%5E%7B12%7D%24%20counts%20per%20second.%20The%20results%20of%20this%20work%2C%20combined%20with%20our%20recent%20publications%20on%20a%20nanocryotron%20shift%20register%20and%20logic%20gates%2C%20pave%20the%20way%20for%20the%20development%20of%20nanocryotron%20processors%2C%20from%20which%20multiple%20superconducting%20platforms%20may%20benefit.%22%2C%22genre%22%3A%22%22%2C%22repository%22%3A%22arXiv%22%2C%22archiveID%22%3A%22arXiv%3A2304.11700%22%2C%22date%22%3A%222023-04-23%22%2C%22DOI%22%3A%2210.48550%5C%2FarXiv.2304.11700%22%2C%22citationKey%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2304.11700%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-10-18T17%3A26%3A08Z%22%7D%7D%2C%7B%22key%22%3A%22WRZRXCCZ%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Foster%20et%20al.%22%2C%22parsedDate%22%3A%222023-04-10%22%2C%22numChildren%22%3A1%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EFoster%2C%20R.%20A.%2C%20Castellani%2C%20M.%2C%20Buzzi%2C%20A.%2C%20Medeiros%2C%20O.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20K.%20%282023%29.%20%3Ca%20href%3D%27https%3A%5C%2F%5C%2Faip.scitation.org%5C%2Fdoi%5C%2F10.1063%5C%2F5.0144685%27%3EA%20superconducting%20nanowire%20binary%20shift%20register%3C%5C%2Fa%3E.%20%3Ci%3EApplied%20Physics%20Letters%3C%5C%2Fi%3E%2C%20%3Ci%3E122%3C%5C%2Fi%3E%2815%29%2C%20152601.%20https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.1063%5C%2F5.0144685%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22journalArticle%22%2C%22title%22%3A%22A%20superconducting%20nanowire%20binary%20shift%20register%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%20A.%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22We%20present%20a%20design%20for%20a%20superconducting%20nanowire%20binary%20shift%20register%2C%20which%20stores%20digital%20states%20in%20the%20form%20of%20circulating%20supercurrents%20in%20high-kinetic-inductance%20loops.%20Adjacent%20superconducting%20loops%20are%20connected%20with%20nanocryotrons%2C%20three-terminal%20electrothermal%20switches%2C%20and%20fed%20with%20an%20alternating%20two-phase%20clock%20to%20synchronously%20transfer%20the%20digital%20state%20between%20the%20loops.%20A%20two-loop%20serial-input%20shift%20register%20was%20fabricated%20with%20thin-film%20NbN%20and%20a%20bit%20error%20rate%20of%20less%20than%2010%5Cu22124%20was%20achieved%2C%20when%20operated%20at%20a%20maximum%20clock%20frequency%20of%20%5Cn83%5Cu2009MHz%5Cn83%5Cu2009MHz%5Cn%20and%20in%20an%20out-of-plane%20magnetic%20field%20of%20up%20to%20%5Cn6%5Cu2009mT%5Cn6%5Cu2009mT%5Cn.%20A%20shift%20register%20based%20on%20this%20technology%20offers%20an%20integrated%20solution%20for%20low-power%20readout%20of%20superconducting%20nanowire%20single%20photon%20detector%20arrays%20and%20is%20capable%20of%20interfacing%20directly%20with%20room-temperature%20electronics%20and%20operating%20unshielded%20in%20high%20magnetic%20field%20environments.%22%2C%22date%22%3A%222023-04-10%22%2C%22language%22%3A%22%22%2C%22DOI%22%3A%2210.1063%5C%2F5.0144685%22%2C%22ISSN%22%3A%220003-6951%22%2C%22url%22%3A%22https%3A%5C%2F%5C%2Faip.scitation.org%5C%2Fdoi%5C%2F10.1063%5C%2F5.0144685%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-10-06T13%3A52%3A02Z%22%7D%7D%2C%7B%22key%22%3A%22SL5PTQPW%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Buzzi%20et%20al.%22%2C%22parsedDate%22%3A%222023-04-03%22%2C%22numChildren%22%3A2%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EBuzzi%2C%20A.%2C%20Castellani%2C%20M.%2C%20Foster%2C%20R.%20A.%2C%20Medeiros%2C%20O.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20K.%20%282023%29.%20%3Ca%20href%3D%27https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.1063%5C%2F5.0144686%27%3EA%20nanocryotron%20memory%20and%20logic%20family%3C%5C%2Fa%3E.%20%3Ci%3EApplied%20Physics%20Letters%3C%5C%2Fi%3E%2C%20%3Ci%3E122%3C%5C%2Fi%3E%2814%29%2C%20142601.%20%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22journalArticle%22%2C%22title%22%3A%22A%20nanocryotron%20memory%20and%20logic%20family%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%20A.%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22The%20development%20of%20superconducting%20electronics%20based%20on%20nanocryotrons%20has%20been%20limited%20so%20far%20to%20few%20device%20circuits%2C%20in%20part%20due%20to%20the%20lack%20of%20standard%20and%20robust%20logic%20cells.%20Here%2C%20we%20introduce%20and%20experimentally%20demonstrate%20designs%20for%20a%20set%20of%20nanocryotron-based%20building%20blocks%20that%20can%20be%20configured%20and%20combined%20to%20implement%20memory%20and%20logic%20functions.%20The%20devices%20were%20fabricated%20by%20patterning%20a%20single%20superconducting%20layer%20of%20niobium%20nitride%20and%20measured%20in%20liquid%20helium%20on%20a%20wide%20range%20of%20operating%20points.%20The%20tests%20show%20%5Cn%5Cn%5Cn%5Cn%5Cn10%5Cn%5Cn%5Cu2212%5Cn4%20bit%20error%20rates%20with%20above%5Cn%5Cn%5Cn%5Cu00b1%5Cn20%5Cn%25%20margins%20up%20to%5Cn%5Cn%5Cn50%5Cn%5CnMHz%20and%20the%20possibility%20of%20operating%20under%20the%20effect%20of%20an%20out-of-plane%5Cn%5Cn%5Cn36%5Cn%5CnmT%20magnetic%20field%2C%20with%5Cn%5Cn%5Cn%5Cu00b1%5Cn30%5Cn%25%20margins%20at%5Cn%5Cn%5Cn10%5Cn%5CnMHz.%20Additionally%2C%20we%20designed%20and%20measured%20an%20equivalent%20delay-flip-flop%20made%20of%20two%20memory%20cells%20to%20show%20the%20possibility%20of%20combining%20multiple%20building%20blocks%20to%20make%20larger%20circuits.%20These%20blocks%20may%20constitute%20a%20solid%20foundation%20for%20the%20development%20of%20nanocryotron%20logic%20circuits%20and%20finite-state%20machines%20with%20potential%20applications%20in%20the%20integrated%20processing%20and%20control%20of%20superconducting%20nanowire%20single-photon%20detectors.%22%2C%22date%22%3A%222023-04-03%22%2C%22language%22%3A%22%22%2C%22DOI%22%3A%2210.1063%5C%2F5.0144686%22%2C%22ISSN%22%3A%220003-6951%22%2C%22url%22%3A%22https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.1063%5C%2F5.0144686%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222024-03-13T19%3A56%3A57Z%22%7D%7D%2C%7B%22key%22%3A%22HVVZIDVI%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Foster%20et%20al.%22%2C%22parsedDate%22%3A%222023-02-09%22%2C%22numChildren%22%3A2%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EFoster%2C%20R.%20A.%2C%20Castellani%2C%20M.%2C%20Buzzi%2C%20A.%2C%20Medeiros%2C%20O.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20K.%20%282023%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2302.04942%27%3EA%20Superconducting%20Nanowire%20Binary%20Shift%20Register%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2302.04942%29.%20arXiv.%20%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22preprint%22%2C%22title%22%3A%22A%20Superconducting%20Nanowire%20Binary%20Shift%20Register%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%20A.%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22We%20present%20a%20design%20for%20a%20superconducting%20nanowire%20binary%20shift%20register%2C%20which%20stores%20digital%20states%20in%20the%20form%20of%20circulating%20supercurrents%20in%20high-kinetic-inductance%20loops.%20Adjacent%20superconducting%20loops%20are%20connected%20with%20nanocryotrons%2C%20three%20terminal%20electrothermal%20switches%2C%20and%20fed%20with%20an%20alternating%20two-phase%20clock%20to%20synchronously%20transfer%20the%20digital%20state%20between%20the%20loops.%20A%20two-loop%20serial-input%20shift%20register%20was%20fabricated%20with%20thin-film%20NbN%20and%20achieved%20a%20bit%20error%20rate%20less%20than%20%2410%5E%7B-4%7D%24%2C%20operating%20at%20a%20maximum%20clock%20frequency%20of%20%2483%5C%5C%2C%5C%5Cmathrm%7BMHz%7D%24%20and%20in%20an%20out-of-plane%20magnetic%20field%20up%20to%20%246%5C%5C%2C%5C%5Cmathrm%7BmT%7D%24.%20A%20shift%20register%20based%20on%20this%20technology%20offers%20an%20integrated%20solution%20for%20low-power%20readout%20of%20superconducting%20nanowire%20single%20photon%20detector%20arrays%2C%20and%20is%20capable%20of%20interfacing%20directly%20with%20room-temperature%20electronics%20and%20operating%20unshielded%20in%20high%20magnetic%20field%20environments.%22%2C%22genre%22%3A%22%22%2C%22repository%22%3A%22arXiv%22%2C%22archiveID%22%3A%22arXiv%3A2302.04942%22%2C%22date%22%3A%222023-02-09%22%2C%22DOI%22%3A%22%22%2C%22citationKey%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2302.04942%22%2C%22language%22%3A%22en%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-04-14T19%3A57%3A51Z%22%7D%7D%2C%7B%22key%22%3A%22P2PX8TF6%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Buzzi%20et%20al.%22%2C%22parsedDate%22%3A%222022-12-15%22%2C%22numChildren%22%3A3%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EBuzzi%2C%20A.%2C%20Castellani%2C%20M.%2C%20Foster%2C%20R.%20A.%2C%20Medeiros%2C%20O.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20K.%20%282022%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2212.07953%27%3EA%20Nanocryotron%20Memory%20and%20Logic%20Family%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2212.07953%29.%20arXiv.%20https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.48550%5C%2FarXiv.2212.07953%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22preprint%22%2C%22title%22%3A%22A%20Nanocryotron%20Memory%20and%20Logic%20Family%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%20A.%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22The%20development%20of%20superconducting%20electronics%20based%20on%20nanocryotrons%20has%20been%20limited%20so%20far%20to%20few-device%20circuits%2C%20in%20part%20due%20to%20the%20lack%20of%20standard%20and%20robust%20logic%20cells.%20Here%2C%20we%20introduce%20and%20experimentally%20demonstrate%20designs%20for%20a%20set%20of%20nanocryotron-based%20building%20blocks%20that%20can%20be%20configured%20and%20combined%20to%20implement%20memory%20and%20logic%20functions.%20The%20devices%20were%20fabricated%20by%20patterning%20a%20single%20superconducting%20layer%20of%20niobium%20nitride%20and%20measured%20in%20liquid%20helium%20on%20a%20wide%20range%20of%20operating%20points.%20The%20tests%20show%20%2410%5E%7B-4%7D%24%20bit%20error%20rates%20with%20above%20%2420%5C%5C%2C%5C%5C%25%24%20margins%20up%20to%20%2450%5C%5C%2C%24MHz%20and%20the%20possibility%20of%20operating%20under%20the%20effect%20of%20a%20perpendicular%20%2436%5C%5C%2C%24mT%20magnetic%20field%2C%20with%20%2430%5C%5C%2C%5C%5C%25%24%20margins%20at%20%2410%5C%5C%2C%24MHz.%20Additionally%2C%20we%20designed%20and%20measured%20an%20equivalent%20delay%20flip-flop%20made%20of%20two%20memory%20cells%20to%20show%20the%20possibility%20of%20combining%20multiple%20building%20blocks%20to%20make%20larger%20circuits.%20These%20blocks%20may%20constitute%20a%20solid%20foundation%20for%20the%20development%20of%20nanocryotron%20logic%20circuits%20and%20finite-state%20machines%20with%20potential%20applications%20in%20the%20integrated%20processing%20and%20control%20of%20superconducting%20nanowire%20single-photon%20detectors.%22%2C%22genre%22%3A%22%22%2C%22repository%22%3A%22arXiv%22%2C%22archiveID%22%3A%22arXiv%3A2212.07953%22%2C%22date%22%3A%222022-12-15%22%2C%22DOI%22%3A%2210.48550%5C%2FarXiv.2212.07953%22%2C%22citationKey%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2212.07953%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-04-14T19%3A54%3A34Z%22%7D%7D%2C%7B%22key%22%3A%223RU9XKTY%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-10-24%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20October%2024%29.%20%3Ci%3EA%20superconducting%20nanowire%20pulse%20counter%20integrated%20with%20an%20SNSPD%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20ASC%202022%2C%20Honolulu%2C%20Hawaii.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22A%20superconducting%20nanowire%20pulse%20counter%20integrated%20with%20an%20SNSPD%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%5D%2C%22abstractNote%22%3A%22%22%2C%22date%22%3A%22October%2024%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-01-23T15%3A57%3A58Z%22%7D%7D%2C%7B%22key%22%3A%22GMBRSL5T%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20June%208%29.%20%3Ci%3EA%20Superconducting%20Nanowire%20Platform%20for%20Artificial%20Spiking%20Neural%20Networks%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22A%20Superconducting%20Nanowire%20Platform%20for%20Artificial%20Spiking%20Neural%20Networks%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Emily%22%2C%22lastName%22%3A%22Toomey%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Andres%20E.%22%2C%22lastName%22%3A%22Lombo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22%22%2C%22lastName%22%3A%22Berggren%2C%20Karl%20K.%22%7D%5D%2C%22abstractNote%22%3A%22%22%2C%22date%22%3A%22June%208%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-07-12T19%3A05%3A35Z%22%7D%7D%2C%7B%22key%22%3A%22GK8H6EUJ%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22lastModifiedByUser%22%3A%7B%22id%22%3A570089%2C%22username%22%3A%22RinskeW%22%2C%22name%22%3A%22%22%2C%22links%22%3A%7B%22alternate%22%3A%7B%22href%22%3A%22https%3A%5C%2F%5C%2Fwww.zotero.org%5C%2Frinskew%22%2C%22type%22%3A%22text%5C%2Fhtml%22%7D%7D%7D%2C%22creatorSummary%22%3A%22Buzzi%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EBuzzi%2C%20A.%20%282022%2C%20June%208%29.%20%3Ci%3EBuilding%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22Building%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Superconducting%20nanowires%20have%20emerged%20in%20recent%20years%20as%20a%20candidate%20for%20low-power%20electronics%5B1%5D.%20In%20particular%2C%20their%20inherent%20spiking%20behavior%20%5B2%5D%20and%20the%20possibility%20of%20integration%20with%20superconducting%20loop%20memory%20cells%20%5B3%5D%20make%20them%20an%20excellent%20candidate%20for%20asynchronous%20spiking%20computing.%20Although%20some%20proof-of-concept%20devices%20have%20been%20demonstrated%2C%20the%20lack%20of%20reliable%20standard%20cells%20that%20combine%20memory%20and%20logic%20functions%20has%20hindered%20the%20design%20of%20larger%20circuits.%5CnWe%20present%20an%20approach%20for%20digital%20logic%20based%20on%20niobium%20nitride%20superconducting%20nanowires%2C%20in%20which%20the%20information%20is%20stored%20in%20a%20superconducting%20loop%20and%20altered%20asynchronously%20by%20the%20inputs.%5CnAdditionally%2C%20we%20show%20how%20building%20blocks%20are%20designed%20and%20combined%20to%20reproduce%20circuits%20equivalent%20to%20lookup%20tables%2C%20flip-flops%2C%20shift%20registers%2C%20and%20linear%20feedback%20shift%20registers.%5CnFig.1%20displays%20a%20destructive%20readout%20memory%2C%20our%20elementary%20building%20block.%20This%20device%20consists%20of%20a%20superconducting%20loop%20with%20two%20parallel%20branches.%20The%20constant%20bias%20current%20is%20transferred%20between%20the%20branches%20using%20two%20nanocryotrons%20%28nTron%29%2C%20three-terminal%20components%20able%20to%20modulate%20the%5Cnswitching%20current%20of%20a%20superconducting%20channel%20from%20a%20gate%20input%20%5B1%5D.%20This%20basic%20design%20allows%20for%20further%20functionalities%20by%20slight%20modifications%20of%20the%20structure.%20For%20example%2C%20another%20input%20on%20the%20left%20side%20can%20be%20added%20to%20obtain%20an%20OR%20gate%2C%20moving%20the%20inputs%20on%20the%20right%20branch%20will%20produce%20a%20NOR%20gate%20while%20the%20combination%20of%20multiple%20loops%20can%20be%20used%20to%20make%20sequential%20elements%20and%20circuits.%5CnWe%20simulated%20the%20above-mentioned%20circuits%20with%20SPICE%20and%20verified%20their%20behavioral%20and%20electrical%20characteristics.%20Moreover%2C%20we%20experimentally%20demonstrated%20the%20correct%20function%20of%20the%20destructive%20readout%20memory%20%28Fig.%201%29.%20We%20plan%20to%20fabricate%20and%20characterize%20the%20single-loop%20gates%20and%20integrate%20them%20into%20multi-block%20structures.%20Our%20work%20paves%20the%20way%20for%20the%20realization%20of%20asynchronous%20%5Cnsuperconducting%20logic.%20We%20aim%20to%20develop%20a%20reliable%20system%20of%20standard%20cells%20that%20would%20provide%20a%20basis%20for%20future%20integrations%20of%20ultra-low-power%20circuits.%22%2C%22date%22%3A%2206%5C%2F08%5C%2F2022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-08-02T18%3A29%3A38Z%22%7D%7D%2C%7B%22key%22%3A%22AM4HRZFC%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-06-02%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20June%202%29.%20%3Ci%3EDesign%20of%20a%20Superconducting%20Nanowire-Based%20Synapse%20for%20Energy-Efficient%20Spiking%20Neural%20Networks%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20EIPBN%202022%2C%20New%20Orleans%2C%20LA.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22Design%20of%20a%20Superconducting%20Nanowire-Based%20Synapse%20for%20Energy-Efficient%20Spiking%20Neural%20Networks%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Emily%22%2C%22lastName%22%3A%22Toomey%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22%22%2C%22lastName%22%3A%22Berggren%2C%20Karl%20K.%22%7D%5D%2C%22abstractNote%22%3A%22Spiking%20Neural%20Networks%20are%20promising%20platforms%20for%20mimicking%20the%20computing%20performance%20of%20the%20human%20brain.%5CnRecently%2C%20energy-efficient%20and%20CMOS-compatible%20artificial%20neurons%20based%20on%20superconducting%20NbN%20nanowires%20have%20been%5Cndemonstrated.%20We%20present%20an%20NbN%20nanowire-based%20synapse%2C%20fabricated%20through%20e-beam%20lithography%2C%20that%20can%20couple%20two%5Cnneurons%20with%20a%20tunable%20connection%20strength.%22%2C%22date%22%3A%22June%202%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-07-12T19%3A05%3A47Z%22%7D%7D%2C%7B%22key%22%3A%22QSX2YYWK%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Lombo%20et%20al.%22%2C%22parsedDate%22%3A%222021-12-15%22%2C%22numChildren%22%3A3%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ELombo%2C%20A.%20E.%2C%20Lares%2C%20J.%20E.%2C%20Castellani%2C%20M.%2C%20Chou%2C%20C.-N.%2C%20Lynch%2C%20N.%2C%20%26%20Berggren%2C%20K.%20K.%20%282021%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2112.08928%27%3EA%20Superconducting%20Nanowire-based%20Architecture%20for%20Neuromorphic%20Computing%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2112.08928%29.%20arXiv.%20https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.48550%5C%2FarXiv.2112.08928%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22report%22%2C%22title%22%3A%22A%20Superconducting%20Nanowire-based%20Architecture%20for%20Neuromorphic%20Computing%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Andres%20E.%22%2C%22lastName%22%3A%22Lombo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Jesus%20E.%22%2C%22lastName%22%3A%22Lares%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Chi-Ning%22%2C%22lastName%22%3A%22Chou%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Nancy%22%2C%22lastName%22%3A%22Lynch%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Neuromorphic%20computing%20is%20poised%20to%20further%20the%20success%20of%20software-based%20neural%20networks%20by%20utilizing%20improved%20customized%20hardware.%20However%2C%20the%20translation%20of%20neuromorphic%20algorithms%20to%20hardware%20specifications%20is%20a%20problem%20that%20has%20been%20seldom%20explored.%20Building%20superconducting%20neuromorphic%20systems%20requires%20extensive%20expertise%20in%20both%20superconducting%20physics%20and%20theoretical%20neuroscience.%20In%20this%20work%2C%20we%20aim%20to%20bridge%20this%20gap%20by%20presenting%20a%20tool%20and%20methodology%20to%20translate%20algorithmic%20parameters%20into%20circuit%20specifications.%20We%20first%20show%20the%20correspondence%20between%20theoretical%20neuroscience%20models%20and%20the%20dynamics%20of%20our%20circuit%20topologies.%20We%20then%20apply%20this%20tool%20to%20solve%20linear%20systems%20by%20implementing%20a%20spiking%20neural%20network%20with%20our%20superconducting%20nanowire-based%20hardware.%22%2C%22reportNumber%22%3A%22arXiv%3A2112.08928%22%2C%22reportType%22%3A%22%22%2C%22institution%22%3A%22arXiv%22%2C%22date%22%3A%222021-12-15%22%2C%22language%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2112.08928%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-05-24T18%3A19%3A52Z%22%7D%7D%2C%7B%22key%22%3A%22MR67L7R5%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Toomey%20et%20al.%22%2C%22parsedDate%22%3A%222020-11-11%22%2C%22numChildren%22%3A2%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EToomey%2C%20E.%2C%20Segall%2C%20K.%2C%20Castellani%2C%20M.%2C%20Colangelo%2C%20M.%2C%20Lynch%2C%20N.%2C%20%26%20Berggren%2C%20K.%20K.%20%282020%29.%20%3Ca%20href%3D%27https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.1021%5C%2Facs.nanolett.0c03057%27%3ESuperconducting%20Nanowire%20Spiking%20Element%20for%20Neural%20Networks%3C%5C%2Fa%3E.%20%3Ci%3ENano%20Letters%3C%5C%2Fi%3E%2C%20%3Ci%3E20%3C%5C%2Fi%3E%2811%29%2C%208059%5Cu20138066.%20%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22journalArticle%22%2C%22title%22%3A%22Superconducting%20Nanowire%20Spiking%20Element%20for%20Neural%20Networks%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Emily%22%2C%22lastName%22%3A%22Toomey%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22K.%22%2C%22lastName%22%3A%22Segall%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22N.%22%2C%22lastName%22%3A%22Lynch%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22As%20the%20limits%20of%20traditional%20von%20Neumann%20computing%20come%20into%20view%2C%20the%20brain%5Cu2019s%20ability%20to%20communicate%20vast%20quantities%20of%20information%20using%20low-power%20spikes%20has%20become%20an%20increasing%20source%20of%20inspiration%20for%20alternative%20architectures.%20Key%20to%20the%20success%20of%20these%20largescale%20neural%20networks%20is%20a%20power-efficient%20spiking%20element%20that%20is%20scalable%20and%20easily%20interfaced%20with%20traditional%20control%20electronics.%20In%20this%20work%2C%20we%20present%20a%20spiking%20element%20fabricated%20from%20superconducting%20nanowires%20that%20has%20pulse%20energies%20on%20the%20order%20of%20%5Cu223c10%20aJ.%20We%20demonstrate%20that%20the%20device%20reproduces%20essential%20characteristics%20of%20biological%20neurons%2C%20such%20as%20a%20refractory%20period%20and%20a%20firing%20threshold.%20Through%20simulations%20using%20experimentally%20measured%20device%20parameters%2C%20we%20show%20how%20nanowire-based%20networks%20may%20be%20used%20for%20inference%20in%20image%20recognition%20and%20that%20the%20probabilistic%20nature%20of%20nanowire%20switching%20may%20be%20exploited%20for%20modeling%20biological%20processes%20and%20for%20applications%20that%20rely%20on%20stochasticity.%22%2C%22date%22%3A%222020-11-11%22%2C%22language%22%3A%22%22%2C%22DOI%22%3A%2210.1021%5C%2Facs.nanolett.0c03057%22%2C%22ISSN%22%3A%221530-6984%22%2C%22url%22%3A%22https%3A%5C%2F%5C%2Fdoi.org%5C%2F10.1021%5C%2Facs.nanolett.0c03057%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-06-08T18%3A21%3A16Z%22%7D%7D%5D%7D
Karam, V., Medeiros, O., Dandachi, T. E., Castellani, M., Foster, R., Colangelo, M., & Berggren, K. (2024). Parameter extraction for a superconducting thermal switch (hTron) SPICE model (arXiv:2401.12360). arXiv.
Castellani, M., Medeiros, O., Foster, R. A., Buzzi, A., Colangelo, M., Bienfang, J. C., Restelli, A., & Berggren, K. K. (2023). A Nanocryotron Ripple Counter Integrated with a Superconducting Nanowire Single-Photon Detector for Megapixel Arrays (arXiv:2304.11700). arXiv. https://doi.org/10.48550/arXiv.2304.11700
Foster, R. A., Castellani, M., Buzzi, A., Medeiros, O., Colangelo, M., & Berggren, K. K. (2023). A superconducting nanowire binary shift register. Applied Physics Letters, 122(15), 152601. https://doi.org/10.1063/5.0144685
Buzzi, A., Castellani, M., Foster, R. A., Medeiros, O., Colangelo, M., & Berggren, K. K. (2023). A nanocryotron memory and logic family. Applied Physics Letters, 122(14), 142601.
Foster, R. A., Castellani, M., Buzzi, A., Medeiros, O., Colangelo, M., & Berggren, K. K. (2023). A Superconducting Nanowire Binary Shift Register (arXiv:2302.04942). arXiv.
Buzzi, A., Castellani, M., Foster, R. A., Medeiros, O., Colangelo, M., & Berggren, K. K. (2022). A Nanocryotron Memory and Logic Family (arXiv:2212.07953). arXiv. https://doi.org/10.48550/arXiv.2212.07953
Castellani, M. (2022, October 24). A superconducting nanowire pulse counter integrated with an SNSPD [Oral Presentation]. ASC 2022, Honolulu, Hawaii.
Castellani, M. (2022, June 8). A Superconducting Nanowire Platform for Artificial Spiking Neural Networks [Oral Presentation]. WOLTE 15, Matera, Italy.
Buzzi, A. (2022, June 8). Building blocks design for superconducting nanowire asynchronous logic [Oral Presentation]. WOLTE 15, Matera, Italy.
Castellani, M. (2022, June 2). Design of a Superconducting Nanowire-Based Synapse for Energy-Efficient Spiking Neural Networks [Oral Presentation]. EIPBN 2022, New Orleans, LA.
Lombo, A. E., Lares, J. E., Castellani, M., Chou, C.-N., Lynch, N., & Berggren, K. K. (2021). A Superconducting Nanowire-based Architecture for Neuromorphic Computing (arXiv:2112.08928). arXiv. https://doi.org/10.48550/arXiv.2112.08928
Toomey, E., Segall, K., Castellani, M., Colangelo, M., Lynch, N., & Berggren, K. K. (2020). Superconducting Nanowire Spiking Element for Neural Networks. Nano Letters, 20(11), 8059–8066.
QNN Talks
2723951
Matteo Castellani
presentation
items
1
apa
0
date
desc
title
2870
https://qnn-rle.mit.edu/wp-content/plugins/zotpress/
%7B%22status%22%3A%22success%22%2C%22updateneeded%22%3Afalse%2C%22instance%22%3A%22zotpress-cedd8e58d38874e5f0607ffe65f42614%22%2C%22meta%22%3A%7B%22request_last%22%3A0%2C%22request_next%22%3A0%2C%22used_cache%22%3Atrue%7D%2C%22data%22%3A%5B%7B%22key%22%3A%223RU9XKTY%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-10-24%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20October%2024%29.%20%3Ci%3EA%20superconducting%20nanowire%20pulse%20counter%20integrated%20with%20an%20SNSPD%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20ASC%202022%2C%20Honolulu%2C%20Hawaii.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22A%20superconducting%20nanowire%20pulse%20counter%20integrated%20with%20an%20SNSPD%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%5D%2C%22abstractNote%22%3A%22%22%2C%22date%22%3A%22October%2024%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222023-01-23T15%3A57%3A58Z%22%7D%7D%2C%7B%22key%22%3A%22GMBRSL5T%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20June%208%29.%20%3Ci%3EA%20Superconducting%20Nanowire%20Platform%20for%20Artificial%20Spiking%20Neural%20Networks%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22A%20Superconducting%20Nanowire%20Platform%20for%20Artificial%20Spiking%20Neural%20Networks%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Emily%22%2C%22lastName%22%3A%22Toomey%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Andres%20E.%22%2C%22lastName%22%3A%22Lombo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22%22%2C%22lastName%22%3A%22Berggren%2C%20Karl%20K.%22%7D%5D%2C%22abstractNote%22%3A%22%22%2C%22date%22%3A%22June%208%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-07-12T19%3A05%3A35Z%22%7D%7D%2C%7B%22key%22%3A%22GK8H6EUJ%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22lastModifiedByUser%22%3A%7B%22id%22%3A570089%2C%22username%22%3A%22RinskeW%22%2C%22name%22%3A%22%22%2C%22links%22%3A%7B%22alternate%22%3A%7B%22href%22%3A%22https%3A%5C%2F%5C%2Fwww.zotero.org%5C%2Frinskew%22%2C%22type%22%3A%22text%5C%2Fhtml%22%7D%7D%7D%2C%22creatorSummary%22%3A%22Buzzi%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EBuzzi%2C%20A.%20%282022%2C%20June%208%29.%20%3Ci%3EBuilding%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22Building%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Superconducting%20nanowires%20have%20emerged%20in%20recent%20years%20as%20a%20candidate%20for%20low-power%20electronics%5B1%5D.%20In%20particular%2C%20their%20inherent%20spiking%20behavior%20%5B2%5D%20and%20the%20possibility%20of%20integration%20with%20superconducting%20loop%20memory%20cells%20%5B3%5D%20make%20them%20an%20excellent%20candidate%20for%20asynchronous%20spiking%20computing.%20Although%20some%20proof-of-concept%20devices%20have%20been%20demonstrated%2C%20the%20lack%20of%20reliable%20standard%20cells%20that%20combine%20memory%20and%20logic%20functions%20has%20hindered%20the%20design%20of%20larger%20circuits.%5CnWe%20present%20an%20approach%20for%20digital%20logic%20based%20on%20niobium%20nitride%20superconducting%20nanowires%2C%20in%20which%20the%20information%20is%20stored%20in%20a%20superconducting%20loop%20and%20altered%20asynchronously%20by%20the%20inputs.%5CnAdditionally%2C%20we%20show%20how%20building%20blocks%20are%20designed%20and%20combined%20to%20reproduce%20circuits%20equivalent%20to%20lookup%20tables%2C%20flip-flops%2C%20shift%20registers%2C%20and%20linear%20feedback%20shift%20registers.%5CnFig.1%20displays%20a%20destructive%20readout%20memory%2C%20our%20elementary%20building%20block.%20This%20device%20consists%20of%20a%20superconducting%20loop%20with%20two%20parallel%20branches.%20The%20constant%20bias%20current%20is%20transferred%20between%20the%20branches%20using%20two%20nanocryotrons%20%28nTron%29%2C%20three-terminal%20components%20able%20to%20modulate%20the%5Cnswitching%20current%20of%20a%20superconducting%20channel%20from%20a%20gate%20input%20%5B1%5D.%20This%20basic%20design%20allows%20for%20further%20functionalities%20by%20slight%20modifications%20of%20the%20structure.%20For%20example%2C%20another%20input%20on%20the%20left%20side%20can%20be%20added%20to%20obtain%20an%20OR%20gate%2C%20moving%20the%20inputs%20on%20the%20right%20branch%20will%20produce%20a%20NOR%20gate%20while%20the%20combination%20of%20multiple%20loops%20can%20be%20used%20to%20make%20sequential%20elements%20and%20circuits.%5CnWe%20simulated%20the%20above-mentioned%20circuits%20with%20SPICE%20and%20verified%20their%20behavioral%20and%20electrical%20characteristics.%20Moreover%2C%20we%20experimentally%20demonstrated%20the%20correct%20function%20of%20the%20destructive%20readout%20memory%20%28Fig.%201%29.%20We%20plan%20to%20fabricate%20and%20characterize%20the%20single-loop%20gates%20and%20integrate%20them%20into%20multi-block%20structures.%20Our%20work%20paves%20the%20way%20for%20the%20realization%20of%20asynchronous%20%5Cnsuperconducting%20logic.%20We%20aim%20to%20develop%20a%20reliable%20system%20of%20standard%20cells%20that%20would%20provide%20a%20basis%20for%20future%20integrations%20of%20ultra-low-power%20circuits.%22%2C%22date%22%3A%2206%5C%2F08%5C%2F2022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-08-02T18%3A29%3A38Z%22%7D%7D%2C%7B%22key%22%3A%22AM4HRZFC%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Castellani%22%2C%22parsedDate%22%3A%222022-06-02%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3ECastellani%2C%20M.%20%282022%2C%20June%202%29.%20%3Ci%3EDesign%20of%20a%20Superconducting%20Nanowire-Based%20Synapse%20for%20Energy-Efficient%20Spiking%20Neural%20Networks%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20EIPBN%202022%2C%20New%20Orleans%2C%20LA.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22Design%20of%20a%20Superconducting%20Nanowire-Based%20Synapse%20for%20Energy-Efficient%20Spiking%20Neural%20Networks%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Emily%22%2C%22lastName%22%3A%22Toomey%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22%22%2C%22lastName%22%3A%22Berggren%2C%20Karl%20K.%22%7D%5D%2C%22abstractNote%22%3A%22Spiking%20Neural%20Networks%20are%20promising%20platforms%20for%20mimicking%20the%20computing%20performance%20of%20the%20human%20brain.%5CnRecently%2C%20energy-efficient%20and%20CMOS-compatible%20artificial%20neurons%20based%20on%20superconducting%20NbN%20nanowires%20have%20been%5Cndemonstrated.%20We%20present%20an%20NbN%20nanowire-based%20synapse%2C%20fabricated%20through%20e-beam%20lithography%2C%20that%20can%20couple%20two%5Cnneurons%20with%20a%20tunable%20connection%20strength.%22%2C%22date%22%3A%22June%202%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-07-12T19%3A05%3A47Z%22%7D%7D%5D%7D
Castellani, M. (2022, October 24). A superconducting nanowire pulse counter integrated with an SNSPD [Oral Presentation]. ASC 2022, Honolulu, Hawaii.
Castellani, M. (2022, June 8). A Superconducting Nanowire Platform for Artificial Spiking Neural Networks [Oral Presentation]. WOLTE 15, Matera, Italy.
Buzzi, A. (2022, June 8). Building blocks design for superconducting nanowire asynchronous logic [Oral Presentation]. WOLTE 15, Matera, Italy.
Castellani, M. (2022, June 2). Design of a Superconducting Nanowire-Based Synapse for Energy-Efficient Spiking Neural Networks [Oral Presentation]. EIPBN 2022, New Orleans, LA.