Reed Foster
Graduate Research Fellow
M.Eng, EECS
Massachusetts Institute of Technology
Department of Electrical Engineering and Computer Science
66 Massachusetts Ave., Suite 36-229
Cambridge, MA 02139
650-463-6432 | 617-253-0237
reedf@mit.edu
Reed Foster is an M.Eng student in the Electrical Engineering and Computer Science department at MIT. He received a B.S. in Electrical Engineering and Computer Science from MIT in 2022. His current work focuses on superconducting nano cryotron devices for applications in single-photon detection and cryogenic digital logic.
QNN Publications, Conference Papers, & Thesis
2723951
Reed Foster
items
1
apa
0
date
desc
title
2884
https://qnn-rle.mit.edu/wp-content/plugins/zotpress/
%7B%22status%22%3A%22success%22%2C%22updateneeded%22%3Afalse%2C%22instance%22%3A%22zotpress-e5078dbeb00dc04818dd77df87951113%22%2C%22meta%22%3A%7B%22request_last%22%3A0%2C%22request_next%22%3A0%2C%22used_cache%22%3Atrue%7D%2C%22data%22%3A%5B%7B%22key%22%3A%22FQVBQMC6%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Karam%20et%20al.%22%2C%22parsedDate%22%3A%222024-01-22%22%2C%22numChildren%22%3A2%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EKaram%2C%20V.%2C%20Medeiros%2C%20O.%2C%20Dandachi%2C%20T.%20E.%2C%20Castellani%2C%20M.%2C%20Foster%2C%20R.%2C%20Colangelo%2C%20M.%2C%20%26%20Berggren%2C%20K.%20%282024%29.%20%3Ci%3E%3Ca%20href%3D%27http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2401.12360%27%3EParameter%20extraction%20for%20a%20superconducting%20thermal%20switch%20%28hTron%29%20SPICE%20model%3C%5C%2Fa%3E%3C%5C%2Fi%3E%20%28arXiv%3A2401.12360%29.%20arXiv.%20%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22preprint%22%2C%22title%22%3A%22Parameter%20extraction%20for%20a%20superconducting%20thermal%20switch%20%28hTron%29%20SPICE%20model%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Valentin%22%2C%22lastName%22%3A%22Karam%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Tareq%20El%22%2C%22lastName%22%3A%22Dandachi%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22author%22%2C%22firstName%22%3A%22Karl%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Efficiently%20simulating%20large%20circuits%20is%20crucial%20for%20the%20broader%20use%20of%20superconducting%20nanowirebased%20electronics.%20However%2C%20current%20simulation%20tools%20for%20this%20technology%20are%20not%20adapted%20to%20the%20scaling%20of%20circuit%20size%20and%20complexity.%20We%20focus%20on%20the%20multilayered%20heater-nanocryotron%20%28hTron%29%2C%20a%20promising%20superconducting%20nanowire-based%20switch%20used%20in%20applications%20such%20as%20superconducting%20nanowire%20single-photon%20detector%20%28SNSPD%29%20readout.%20Previously%2C%20the%20hTron%20was%20modeled%20using%20traditional%20finite-element%20methods%20%28FEM%29%2C%20which%20fall%20short%20in%20simulating%20systems%20at%20a%20larger%20scale.%20An%20empirical-based%20method%20would%20be%20better%20adapted%20to%20this%20task%2C%20enhancing%20both%20simulation%20speed%20and%20agreement%20with%20experimental%20data.%22%2C%22genre%22%3A%22%22%2C%22repository%22%3A%22arXiv%22%2C%22archiveID%22%3A%22arXiv%3A2401.12360%22%2C%22date%22%3A%222024-01-22%22%2C%22DOI%22%3A%22%22%2C%22citationKey%22%3A%22%22%2C%22url%22%3A%22http%3A%5C%2F%5C%2Farxiv.org%5C%2Fabs%5C%2F2401.12360%22%2C%22language%22%3A%22en%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222024-03-04T20%3A56%3A26Z%22%7D%7D%2C%7B%22key%22%3A%22XJ93YGV4%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22creatorSummary%22%3A%22Foster%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EFoster%2C%20R.%20%282022%2C%20June%208%29.%20%3Ci%3EA%20Superconducting%20Binary%20Shift%20Register%20for%20SNSPD%20Readout%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22A%20Superconducting%20Binary%20Shift%20Register%20for%20SNSPD%20Readout%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%5D%2C%22abstractNote%22%3A%22%22%2C%22date%22%3A%22June%208%2C%202022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-09-12T17%3A39%3A48Z%22%7D%7D%2C%7B%22key%22%3A%22GK8H6EUJ%22%2C%22library%22%3A%7B%22id%22%3A2723951%7D%2C%22meta%22%3A%7B%22lastModifiedByUser%22%3A%7B%22id%22%3A570089%2C%22username%22%3A%22RinskeW%22%2C%22name%22%3A%22%22%2C%22links%22%3A%7B%22alternate%22%3A%7B%22href%22%3A%22https%3A%5C%2F%5C%2Fwww.zotero.org%5C%2Frinskew%22%2C%22type%22%3A%22text%5C%2Fhtml%22%7D%7D%7D%2C%22creatorSummary%22%3A%22Buzzi%22%2C%22parsedDate%22%3A%222022-06-08%22%2C%22numChildren%22%3A0%7D%2C%22bib%22%3A%22%3Cdiv%20class%3D%5C%22csl-bib-body%5C%22%20style%3D%5C%22line-height%3A%202%3B%20padding-left%3A%201em%3B%20text-indent%3A-1em%3B%5C%22%3E%5Cn%20%20%3Cdiv%20class%3D%5C%22csl-entry%5C%22%3EBuzzi%2C%20A.%20%282022%2C%20June%208%29.%20%3Ci%3EBuilding%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%3C%5C%2Fi%3E%20%5BOral%20Presentation%5D.%20WOLTE%2015%2C%20Matera%2C%20Italy.%3C%5C%2Fdiv%3E%5Cn%3C%5C%2Fdiv%3E%22%2C%22data%22%3A%7B%22itemType%22%3A%22presentation%22%2C%22title%22%3A%22Building%20blocks%20design%20for%20superconducting%20nanowire%20asynchronous%20logic%22%2C%22creators%22%3A%5B%7B%22creatorType%22%3A%22presenter%22%2C%22firstName%22%3A%22Alessandro%22%2C%22lastName%22%3A%22Buzzi%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Matteo%22%2C%22lastName%22%3A%22Castellani%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Reed%22%2C%22lastName%22%3A%22Foster%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Owen%22%2C%22lastName%22%3A%22Medeiros%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Marco%22%2C%22lastName%22%3A%22Colangelo%22%7D%2C%7B%22creatorType%22%3A%22contributor%22%2C%22firstName%22%3A%22Karl%20K.%22%2C%22lastName%22%3A%22Berggren%22%7D%5D%2C%22abstractNote%22%3A%22Superconducting%20nanowires%20have%20emerged%20in%20recent%20years%20as%20a%20candidate%20for%20low-power%20electronics%5B1%5D.%20In%20particular%2C%20their%20inherent%20spiking%20behavior%20%5B2%5D%20and%20the%20possibility%20of%20integration%20with%20superconducting%20loop%20memory%20cells%20%5B3%5D%20make%20them%20an%20excellent%20candidate%20for%20asynchronous%20spiking%20computing.%20Although%20some%20proof-of-concept%20devices%20have%20been%20demonstrated%2C%20the%20lack%20of%20reliable%20standard%20cells%20that%20combine%20memory%20and%20logic%20functions%20has%20hindered%20the%20design%20of%20larger%20circuits.%5CnWe%20present%20an%20approach%20for%20digital%20logic%20based%20on%20niobium%20nitride%20superconducting%20nanowires%2C%20in%20which%20the%20information%20is%20stored%20in%20a%20superconducting%20loop%20and%20altered%20asynchronously%20by%20the%20inputs.%5CnAdditionally%2C%20we%20show%20how%20building%20blocks%20are%20designed%20and%20combined%20to%20reproduce%20circuits%20equivalent%20to%20lookup%20tables%2C%20flip-flops%2C%20shift%20registers%2C%20and%20linear%20feedback%20shift%20registers.%5CnFig.1%20displays%20a%20destructive%20readout%20memory%2C%20our%20elementary%20building%20block.%20This%20device%20consists%20of%20a%20superconducting%20loop%20with%20two%20parallel%20branches.%20The%20constant%20bias%20current%20is%20transferred%20between%20the%20branches%20using%20two%20nanocryotrons%20%28nTron%29%2C%20three-terminal%20components%20able%20to%20modulate%20the%5Cnswitching%20current%20of%20a%20superconducting%20channel%20from%20a%20gate%20input%20%5B1%5D.%20This%20basic%20design%20allows%20for%20further%20functionalities%20by%20slight%20modifications%20of%20the%20structure.%20For%20example%2C%20another%20input%20on%20the%20left%20side%20can%20be%20added%20to%20obtain%20an%20OR%20gate%2C%20moving%20the%20inputs%20on%20the%20right%20branch%20will%20produce%20a%20NOR%20gate%20while%20the%20combination%20of%20multiple%20loops%20can%20be%20used%20to%20make%20sequential%20elements%20and%20circuits.%5CnWe%20simulated%20the%20above-mentioned%20circuits%20with%20SPICE%20and%20verified%20their%20behavioral%20and%20electrical%20characteristics.%20Moreover%2C%20we%20experimentally%20demonstrated%20the%20correct%20function%20of%20the%20destructive%20readout%20memory%20%28Fig.%201%29.%20We%20plan%20to%20fabricate%20and%20characterize%20the%20single-loop%20gates%20and%20integrate%20them%20into%20multi-block%20structures.%20Our%20work%20paves%20the%20way%20for%20the%20realization%20of%20asynchronous%20%5Cnsuperconducting%20logic.%20We%20aim%20to%20develop%20a%20reliable%20system%20of%20standard%20cells%20that%20would%20provide%20a%20basis%20for%20future%20integrations%20of%20ultra-low-power%20circuits.%22%2C%22date%22%3A%2206%5C%2F08%5C%2F2022%22%2C%22url%22%3A%22%22%2C%22language%22%3A%22%22%2C%22collections%22%3A%5B%5D%2C%22dateModified%22%3A%222022-08-02T18%3A29%3A38Z%22%7D%7D%5D%7D
Karam, V., Medeiros, O., Dandachi, T. E., Castellani, M., Foster, R., Colangelo, M., & Berggren, K. (2024). Parameter extraction for a superconducting thermal switch (hTron) SPICE model (arXiv:2401.12360). arXiv.
Foster, R. (2022, June 8). A Superconducting Binary Shift Register for SNSPD Readout [Oral Presentation]. WOLTE 15, Matera, Italy.
Buzzi, A. (2022, June 8). Building blocks design for superconducting nanowire asynchronous logic [Oral Presentation]. WOLTE 15, Matera, Italy.