A Superconducting Nanowire can be Modeled by Using SPICE

Karl K. Berggren1, Qing-Yuan Zhao1, Nathnael Abebe1, Minjie Chen1, Prasana Ravindran2, Adam McCaughan1, Joseph C. Bardin2

1 Massachusetts Institute of Technology, 77 Massachusetts Ave., Cambridge, MA 02139, USA
2 University of Massachusetts, Amherst, MA, 01003, USA

E-mail: berggren@mit.edu

July, 2017

Abstract. Modeling of superconducting nanowire single-photon detectors typically requires custom simulations or finite-element analysis in one or two dimensions. Here, we demonstrate two simplified one-dimensional SPICE models of a superconducting nanowire that can quickly and efficiently describe the electrical characteristics of a superconducting nanowire. These models may be of particular use in understanding alternative architectures for nanowire detectors and readouts.
1. Introduction

Superconducting Nanowire Single-Photon Detectors (SNSPDs) are becoming increasingly used for applications as wide ranging as integrated-circuit debugging[1] and space communications[2, 3]. As a result, device architectures have proliferated in recent years, including the Superconducting Nanowire Avalanche Photodetector (SNAP), the Multi-Element Superconducting Nanowire Single-Photodetector (MESNSPD[4]), and a variety of alternative array architectures[5, 6, 7]. Currently, simulation of these new architectures is used extensively for optimization and verification prior to fabrication, but this approach relies on slow electrothermal physical modeling outside of a typical circuit-design environment[8]. Furthermore, new nanowire-based electronic devices have been recently demonstrated that require convenient methods of electrical simulation[9, 10]. These devices could factor into designs for large-scale power-efficient computing systems based on superconductors, but existing models cannot be easily integrated with complex conventional or superconducting circuits[11]. By describing a simple but accurate model of the nanowire element using the industry-standard Simulation Program with Integrated Circuit Emphasis (SPICE) circuit-modeling software[12], this report provides a quick and conceptually simple alternative to custom electrothermal numerical models, and thus enables broader application of these and similar devices.

Various SPICE implementations exist, all consisting of a core engine for circuit simulation, along with a library of basic components. In this work, we used both the LTspice implementation of SPICE[13], which is a freely available electrical-circuit modeling software closely based on SPICE, and the WRSPICE[14] implementation, which is an implementation devised specifically for Josephson-junction-based circuits[15, 16, 17]. Adaptation of this model to additional SPICE implementations should be straightforward. SPICE was recently adapted for use in modeling macroscopic high-critical-temperature superconducting wires[18]. However, until now, the component list in SPICE has not included superconducting nanowires, thus it has been impossible to quickly and easily model complex superconducting nanowire detector architectures using SPICE.

In this paper, we present three circuit models of the hot-spot creation and annihilation process: (1) a curve-fitting model; (2) a more complete dynamic model; and (3) a thermal device model (see Appendix A in the Supplementary Online Material (SOM) for details of this model). The curve-fitting model is based on replicating the $i-v$ relation of the nanowire, as well as the switching behavior into and out of the superconducting state. This model is accurate as long as the timescales over which the external circuit can evolve and respond (typically 100s of picoseconds to nanoseconds) are long relative to the timescales over which the hot-spot and switching dynamics occur within the nanowire (typically 10s of picoseconds). The dynamic model includes the electrothermal dynamics of the nanowire (with the exceptions noted in section 2.1 below) and is necessary when the nanowire dynamics interact with the dynamics of the external circuit. The dynamic model is thus more complete, but
may be computationally slower than the curve-fitting model. Neither of these models adequately treat fluxoid quantization in superconducting loops, although incorporation of this model in WRSPICE should be able to address this issue. These models also cannot adequately treat coherent flux tunneling, as might occur in quantum-coherent superconducting electronics. Such treatments are beyond the scope of the work presented here.

For situations in which large-scale architectural considerations are at play (e.g. system power assessments, or when dealing with long operations), the curve-fit model may be preferred. In device simulations, when attempting to understand the physics at play, simplified simulations might also be preferred. Normally, however, we expect the full dynamic model to be preferred due to its improved accuracy and completeness. In situations where rapid counting rates are required, we expect the thermal device model to be required.

Our goal in this paper is to provide the required understanding to implement a SPICE model of superconducting nanowires in LTspice or similar SPICE software, and a framework for implementation in other contexts. The paper proceeds first by describing the underlying physics, then discussing how the physical model is implemented in SPICE, first by a simpler curve-fit model, and second by the complete dynamic model. The paper then discusses parameter extraction and goes through a number of examples where the SPICE models reproduce well-known results from the SNSPD literature. Finally, we discuss some of the issues with and advantages of our approach, and conclude with a description of some of the future work that might be enabled.

2. Physical Model of Nanowire Electrical Behavior Following Photon-Arrival Events

The circuit model of a superconducting nanowire and a photon-arrival event must contain the relevant device physics, thus understanding the physical model is key to understanding the circuit model. In this section, we describe the physical model of a superconducting nanowire following a photon-arrival event in a way that simplifies adaptation to a circuit model. We do not attempt to treat the physics of jitter, ignoring the microscopic physics of hot-spot creation and post-photon-arrival signal-propagation delay in the nanowire[19, 20, 21, 22, 23].

2.1. Physical Model of a Nanowire

Figure 1 displays a schematic $i-v$ curve illustrating the most basic direct-current electrical characteristic of an idealized superconducting nanowire. The corresponding physical model depends on which of two relevant states the detector is in: (1) the superconducting state; or (2) the hot-spot state. A third state (3) exists, the normal state, in which the entire wire is in a resistive state, but this state is not realized in typical operation of the device. The entire relevant physical model can thus be described
by accurately modeling the two relevant states as well as dynamic transitions between these states.

The superconducting state occurs when the entire wire remains in the superconducting phase and thus the voltage $v$ across the device is zero. We will refer to this state as the “zero-voltage state” of the wire. The device can transition out of the superconducting state if its current $i_D$ exceeds the switching current of the device $I_{SW}$. In the superconducting state, the wire behaves electrically as an inductor where the source of the inductance is almost entirely due to kinetic, rather than geometric inductance[24]. The density of Cooper pairs in the wire depends on the current in it, thus the wire inductance is also dependent on the current, resulting in an increased inductance relative to the zero-bias inductance (by $\sim 20\%$ as the current approaches the critical current of the nanowire)[25]. The dependence of kinetic inductivity on current density is known if the depairing current density is known[26] and vice versa. A fit to the current dependence of the kinetic inductance can thus be used to determine the depairing current density. By applying a visual fit to the data represented by the black circles in figure 3 of [25], we extracted a value for the depairing current of $1.67 I_{SW}$ leading to the relation:

$$L_k(i_D) = \frac{L_o}{2 \cos(2 \arcsin(0.6 i_D/I_{SW})/3)} - 1,$$

where $L_o$ is the zero-current inductance of the wire. Although a more careful fitting process could perhaps yield a more accurate estimate of the depairing current, one should keep in mind that material, processing, and testing apparatus differences between

‡ We use $I_{SW}$ rather than $I_c$ to describe the current at which the device can no longer support a supercurrent to emphasize that the depairing current is not the limiting current in these devices, and that vortex crossings, noise, and other factors may contribute to the suppression of $I_c$. 

---

**Figure 1.** $i$-$v$ curve for a superconducting nanowire illustrating important regions: (1) superconducting state; (2) hot-spot plateau; and (3) normal state.
A Superconducting Nanowire can be Modeled by Using SPICE

experiments are likely to dominate over any slight variations in fit. Thus, estimates for depairing current should be done for each experiment. Fortunately, the dependence of inductance on bias current only influences the hotspot indirectly, via modification of external circuit parameters, and even then the full range of inductance variation is only $\sim 20\%$. Indeed, we verified that our results were little changed even when we neglected the dependence of $L_k$ on current entirely. As such, the simple visual fitting process used was more than adequate for our purpose here.

The hot-spot state occurs when the device has an extended and sustained region in which the wire is in its non-superconducting (normal) phase, i.e. a region where the temperature $T$ exceeds the critical temperature $T_C$ across the wire.\footnote{The term hot-spot is a misnomer, as in fact it is neither necessarily hot nor a spot. Rather, as we use it here, it is a strip of material in the normal (non-superconducting) phase that spans the nanowire. This strip grows or shrinks according to the device geometry and the history of the bias current; “normal domain” would be a more precise description. Nonetheless, hot-spot is the term used in the field, so we will continue with this term here.} In the hot-spot state, additional voltage simply results in an expansion of the hot-spot (i.e. increased resistance) but no change in the current. This situation is physically possible due to the balance between Joule heating and cooling through the device at the superconducting-normal phase boundary of the wire, a well-studied topic in the field\cite{27}.

Rather than explicitly model the thermal physics of the device, as is typically done, we will use a phenomenological model developed by Kerman et. al.\cite{28} in which the velocity of the superconducting-/normal-phase boundary depends on the bias current. Figure 2 shows the dependence of hot-spot growth rate on the applied bias current. Multiplying this rate by $R_{SH}/w$, where $R_{SH}$ is the sheet resistance (resistivity $\rho$ divided by thickness $d$) of the superconducting film in the normal phase and $w$ is the width of the nanowire, we obtain the time derivative of the hot-spot resistance:

$$\frac{dR_{hs}}{dt} = \frac{R_{SH}}{w} \frac{dl}{dt},$$

(2)

where $R_{hs}$ is the instantaneous hot-spot resistance, and $l$ is the length of the hot-spot.

The derivative on the right side of eq. (2) captures the rate of hot-spot expansion, and is derived by balancing Joule heating with conductive cooling into the substrate. Following a standard treatment of normal domains in superconducting films\cite{29}, Kerman et. al. provide an explicit expression for the dependence of the rate of hot-spot growth on bias current\cite{28}:

$$v_{HS} = \frac{dl}{dt} = 2v_o \frac{\psi i^2 / I_{SW}^2 - 2}{\sqrt{\psi i^2 / I_{SW}^2 - 1}},$$

(3)

where $v_o = \left(\sqrt{h_c \kappa / d}\right) / c$ is a characteristic velocity ($\sim 0.25 \text{nm ps}^{-1}$ for 4-nm-thick NbN),

$$\psi = \rho I_{SW}^2 / h_c w^2 d (T_C - T_S)$$

(4)

is the Stekly parameter\cite{29} ($\sim 38$ for 4-nm-thick NbN), $h_c = 50000 \text{W/(m}^2 \text{K})$ is the thermal contact conductivity of the interface between the substrate (we use the value
for sapphire) and the nanowire, $\kappa = 0.108 \text{W}/(\text{m} \text{ K})$ is the thermal conductivity of the nanowire, $c = 4400 \text{J}/(\text{m}^3 \text{ K})$ is the specific heat per unit volume of the nanowire, $T_S$ is the substrate temperature, and $T_C$ is the critical temperature of the nanowire. Values for $h_c$, $\kappa$, and $c$ were taken from reference [28]. The factor of two in eq. (3) arises because the hot-spot has two boundaries.

Figure 2 illustrates two interesting limiting behaviors of the expression presented in eq. (3) above. First, it illustrates that for low currents this simple model breaks down when the current becomes small enough, as is illustrated by the divergence in the hot-spot-growth rate at low currents. In this limit, cooling must exceed Joule heating and the device will switch back into the superconducting state suddenly. It also illustrates the apparent linearity of the expression for large currents. This linear region occurs because for NbN (where $\psi \approx 38 >> 1$) and currents approaching $I_{SW}$ eq. (3) can be linearized and approximated as

$$\frac{dl}{dt} = 2v_0(i/I_{SW})\sqrt{\psi}. \quad (5)$$

Figure 2. Hot-spot growth rate $v_{HS}$ vs. normalized bias current extracted from reference [28] and used in the models described. At $v_{HS} = 0$, $i_D = I_{HS}$, the current at the hot-spot plateau where the hot-spot is stable. For currents $i_D$ larger than $I_{HS}$, the hot-spot grows. For currents smaller than $I_{HS}$, the hot-spot shrinks. Numerical troubles with convergence induced by the pole in the denominator of eq. (3) in the main text were addressed by using the modification of the expression 3 as provided in Appendix B with $\delta = 0.01$.

|| To be more careful, one should consider the electron and phonon temperatures as separate quantities during the dynamic evolution of the superconductors—we obtain good agreement with experiment without taking this step, suggesting that this distinction is not relevant to the electrothermal device behavior.
When in the hot-spot state described above, if the voltage across the device is increased, the length of the hot-spot will increase proportionately until eventually the hot-spot will extend along the full length of the device. At this point, the device resistance cannot increase further, even with increasing voltage, as its growth is limited by the large, thermally anchored contact pads found at the end of the wire. The full nanowire length is then in the normal state. At this point, the superconductor is in the normal phase throughout. In this situation, the device behaves like a simple resistor (ignoring the dependence of $R_{\text{SH}}$ on temperature, which is a reasonable approximation for the temperature ranges we are dealing with). We call this state the normal state. In the normal state, the device impedance ($\sim 100\,\text{k}\Omega$) is enormous relative to other impedances in the circuit. As such, it is unlikely any signal present in a typical nanowire circuit would suffice to drive the system into this state, and thus one does not realize this state in conditions of typical device operation.

Dynamic transitional (non-equilibrium) states exists, not shown in fig. 2, while the hot-spot is either growing or contracting. During the growth period, Joule heating in the nanowire exceeds cooling into the substrate. During the cooling period, the hot-spot collapses as heat dissipates into the substrate. The result is a hot-spot that grows and shrinks over timescales set by the thermal physics of the system, much shorter than typical $>1\,\text{ns}$ $L/R$ time constants in the circuit. In this regime, the rate of change of the voltage across the wire is proportional to the current in the wire, as expressed mathematically in eq. (3).

There is an additional dynamic state in which the equilibrium temperature of the nanowire exceeds the temperature of the surroundings, but is below $T_C$. In this state, the nanowire is more prone to switching than it would typically be, as $I_{\text{SW}}$ is suppressed by the elevated wire temperature. This state leads to after-pulsing effects[30], but is short lived and can be safely ignored in many circuits. The details of this situation are somewhat complicated and a full explanation here would distract from the main goal of the paper. Thus, this treatment is discussed in Appendix A in the SOM.

2.2. Physical Model of Signal Propagation on Nanowire

Recent results have shown that the lumped-element model of a nanowire is inadequate to understanding the jitter characteristics typical nanowires[21, 19, 20]. One might thus worry that the lumped-element model described above is insufficient, and indeed one would be correct when considering the impact of device geometry on device jitter. However, the characteristic velocity of hot-spot growth is set by $v_0 \sim 0.25\,\text{nm}\,\text{ps}^{-1}$ while the speed of signal propagation is much larger, having been estimated to be $v \sim 2\%c \approx 6\,\mu\text{m}\,\text{ps}^{-1}$[20]. Therefore, from the point of view of the dynamics involved in hot-spot growth, we can safely ignore the distributed-element picture.

For the signal-propagation to significantly impact calculations of the device reset and latching, the device dimension must be large enough so that the propagation delay ($\sim v/L$) approaches the hot-spot lifetime $\sim 200\,\text{ps}$. For typical device dimensions,
A Superconducting Nanowire can be Modeled by Using SPICE

this situation will start to become an issue for \( L > 6 \mu \text{m} \text{ps}^{-1} \times 200 \text{ps} \sim 1.2 \text{mm} \). While typical nanowire devices are currently smaller than this threshold, they are not a full order of magnitude smaller, so for certain larger devices, this situation should be considered. Such a consideration is complex, and outside the scope of a simple lumped-element SPICE-based treatment, thus we do not pursue it further here. By combining the lumped-element model provided here with standard SPICE transmission-line models, the SPICE model might be extended to accurately describe a distributed nanowire device (e.g. an imager[20]).

2.3. Physical Model of a Photon-Arrival Event

A photon will add some energy to the superconducting material. For visible photons, this energy is much larger than the superconducting gap energy \( \Delta \). The precise mechanism by which the photon absorption results in creation of a hot-spot in the wire remains a topic of interest[31, 23, 32], but is not relevant to us. The only topic of relevance here is that this added energy leads to a local suppression of \( I_{SW} \) of the nanowire by enough to promote a local transition to a non-superconducting normal phase. This phenomenological model of the photon-arrival is adequate for our purposes.

2.4. Circuit Model of a Nanowire, Including Photon Arrival

While the physical model is informative at the device-design level, at the circuit level it can be a distraction. Therefore, a compact model in which we deliberately neglect the details of the device physics is helpful. In a compact model, the entire device behavior is contained in its terminal characteristics. While recognizing that such a treatment can only ever be approximate, applying the lumped-element abstraction in this way permits enormous simplification of the design process.

The portion of the wire in the superconducting phase behaves electrically like an inductor with inductance \( L_k \) from eq. (1). In our SPICE implementation, this device was modeled as an inductor with a parametrically defined inductance by specifying the flux in the inductor to be \( L_k i_D \).\(^\dagger\)

The circuit model also requires a mechanism by which a photon-detection event can be introduced. As discussed in section 2.3, a photon absorption results in a brief suppression of \( I_{SW} \). To replicate this effect in SPICE, we momentarily injected an artificial current into the portion of the nanowire used by the model to sense the device state, which we call the gate. Effectively, rather than reduce \( I_{SW} \), we created a region with an artificially enhanced \( i_D \). If more current is inserted into the gate, the effect of the photon is larger. We can thus use a gain parameter to scale the impact of the photon on the nanowire device. The product of the gate current and the gain thus correspond

\(^\dagger\) In practice, the inductance will of course also be reduced by the formation of a hot-spot in the nanowire, but this reduction constitutes a trivial fraction of the total inductance during typical operation, so it can be ignored in most situations involving SNSPDs. In our model, we ignored this effect, and treated the device inductance as if it were independent of hot-spot length.
to the degree of current suppression induced by the photon arrival event. We chose the gain parameter in these simulations to be 10 and the gate current to be $1\mu\text{A}$ to ensure that every incident photon would lead to a detection event. However, in the presence of current noise in the nanowire, events could occur when a photon is incident and the mean current $i_D$ is large enough to ensure switching, but noise fluctuations nonetheless prevent switching. This feature could in principle be used to model qualitatively the influence of photon energy and noise on a circuit, but this topic would require a extensive analysis and discussion, and so is beyond the scope of this paper.

3. SPICE Implementation of Curve-Fit Circuit Model

Now that we have explained the physical and circuit models, we will describe how these models are implemented computationally. In this section, we will describe how the basic curve-fitting model is developed in SPICE.

Figure 1 shows a sketch of a typical $i$-$v$ curve for a nanowire[27], the curve we must replicate in our simplest device model. To translate this graphical model into a SPICE model of the device, we have to describe the constitutive relation of the device in each of the three states mentioned in section 2.1 above, as well as the ranges of current and voltage over which the device is in each of these states. We will treat each state in sequence.

**State 1** In the “off” state, the device is superconducting (region $\text{1}$ in fig. 1). Thus the constitutive relation of the device is simply $v = 0$. The range over which this relation applies is $|i_D| < I_{SW}$, where $I_{SW}$ is a device parameter. In practice, $I_{SW}$ is a sensitive function of temperature and may depend on other parameters such as ambient magnetic field, but we will assume the temperature and magnetic field are constant, and so the parametric variation of $I_{SW}$ can be ignored. This assumption is likely valid for magnetic field (where only field variations on the order of the critical fields of the material would be likely to have a measurable effect on $I_{SW}$), but not for temperature when the device is operated near its reset-time limit. Thus for operating reset times in the 100-MHz range and above, a more careful treatment is likely required.

**State 2** In the hot-spot state (region $\text{2}$ in fig. 1), sometimes referred to as the hot-spot plateau, the device acts as a constant-current source with $|i_D| = I_{HS}$ for $0 < |v| < I_{HS}R_{nw}$ where $I_{HS}$ is a device parameter, typically a sizable fraction of $I_{SW}$ and where $R_{nw}$ is the resistance of the wire when it is entirely normal, i.e. $R_{nw} = R_{SH}\lambda/w$ where $\lambda$ is the length of the nanowire.

**State 3** In principle, when biased with a sufficiently high source impedance, the entire length of the wire could be put into the normal state (region $\text{3}$ in fig. 1). In this normal state, the $i$-$v$ relation follows that of a simple resistor, $v = i_D R_{nw}$. This state applies for $|v| > I_{HS}R_{nw}$. This state is unlikely to occur in a typical passively biased
A Superconducting Nanowire can be Modeled by Using SPICE

circuit, due to the implausibly large bias and load impedances that would be required (many 10s of kΩ for practical device parameter values).

In the SPICE implementation, the challenge of accurately modeling the nonlinear normal resistive region (region 2 in fig. 1), is addressed by having the device current flow through a nonlinear voltage-dependent resistor \( R(v) \) that models the hot-spot plateau regime, in which \( R(v) = |v|/I_{HS} \).

The SPICE model requires switches to deal with events in which the device transitions back and forth between the normal (2) and superconducting (1) state. These switches have two key roles to perform: (1) they must take the device out of the superconducting state when a photon is incident on it, or when \(|i| > I_{SW} \); and (2) they must return the device to the superconducting state when the voltage drops below some threshold (equivalent to the voltage that would drop across a hot-spot region that is too small to sustain itself). The first condition is based on the device current, while the second is based on the device voltage, so two switches in series are required.

As shown in fig. 3(a), the switch network consists of two elements, a current-controlled switch \( S_1 \) in series with a voltage-controlled switch \( S_2 \). In the superconducting state, both switches must be closed. In the normal phase, either \( S_1 \) or \( S_2 \) or both must be open in order to sustain a non-zero voltage across the hotspot. The current \( i_D \) upstream of the switching network (near the device inductor as shown in fig. 3(a)) is used to set the state of \( S_1 \), while the voltage \( v \) across the hot-spot resistor is used to set the state of \( S_2 \).

The transition from the superconducting phase to the normal phase is precipitated by the device current exceeding the switching current (recall we simulate the photon arrival event by injecting extra current into a particular device region). \( S_1 \) is set to open when \( i \geq I_{SW} \), thus when \( I_{SW} \) is reached, the switching network becomes an open circuit. \( S_2 \) is normally closed, but will open when \( v > fI_{HS}R_{SH} \) where \( f << 1 \) is the minimum fraction of a square of resistance presumed to be required to sustain a hot-spot.

Because the current in the inductor cannot change instantaneously, upon \( S_1 \) opening, the current that was passing through the switching network is instantly diverted into \( R_{HS} \). At this point, a finite voltage \( v \) will appear across the switching network and so the voltage switch \( S_2 \) will open and the current through the inductor will start to drop. Very shortly after \( S_2 \) opening, the current in the inductor will have dropped enough to permit \( S_1 \) to close but at this point \( S_2 \) is open and so the normal state is maintained.

One possible practical limitation of the model is the possibility that \( S_1 \) might close before \( S_2 \) opens, thus preventing the device from ever switching into the normal phase. As we have implemented the model, we have not observed this problem, but it should be considered carefully in future extensions of this work. This might occur if, for example, the device has very low inductance and is shunted by a low impedance externally, permitting the current diverted by \( S_1 \) opening to leave the device without developing

\[ + \] Note that voltage can drop across the inductor even if there is no voltage drop across the hot-spot.
A Superconducting Nanowire can be Modeled by Using SPICE

\[ L(i) \]

\[ i \]

\[ S_1 \]

\[ S_2 \]

\[ I_{ph} \]

\[ R_{hs}(v) \]

\[ v \]

\[ (a) \]

\[ L(i) \]

\[ i \]

\[ I_{ph} \]

\[ R_{hs} \]

\[ v \]

\[ (b) \]

\[ S_3 \]

\[ f(i) \]

\[ v \]

\[ C \]

\[ (a) \]

\[ (b) \]

Figure 3. (a) Schematic circuit diagram of the basic-curve-fit SPICE circuit model. This model includes an inductor whose kinetic inductance depends on the current passing through it, and a curve-fit resistor whose resistance depends on the voltage across it. In addition, two switches in series ensure correct transitions into and out of the superconducting state. Finally, a current source with strength \( I_{ph} \) is used to trigger photon arrival events, where the current \( i_1 \) exceeding \( I_{SW} \) is used to trigger \( S_1 \) in the event of a photon arrival. (b) Full dynamic model of SNSPD implemented in LTspice showing nonlinear inductor \( L(i) \), the ancillary capacitor circuit used to simulate the hot-spot resistance \( R_{hs} \), and ancillary dependent voltage supply circuit that tracks wire state (normal or superconducting).

A significant voltage across it. The simulation time step is relevant here, as an overly coarse time step in a marginal case could potentially lead to artifacts and errors.

Depending on the dynamics of the external circuit, the voltage \( v \) across the device can now move up or down (typically desired behavior in the device), or remain constant (typically undesired latching behavior). If \( v \) drops below \( f_{HS}R_{SH} \), \( S_2 \) will close and the device will return to the superconducting state (remember \( S_1 \) is already closed).

To summarize, the sequence of events initiated when a photon hits the nanowire or when \( i_D \) exceeds \( I_{SW} \) are: (0) prior to the incidence of the photon, \( S_1 \) and \( S_2 \) start closed; (1) once the current exceeds \( I_{SW} \), \( S_1 \) opens, diverting current into the parallel resistive path \( R_{HS} \); (2) \( v \) exceeds the \( S_2 \) threshold and \( S_2 \) opens; (3) \( i_D \) drops due to diverted current into the external circuit and \( S_1 \) closes; (4) circuit dynamics then control the evolution of the wire voltage until (5) \( v \) drops below a threshold and so \( S_2 \) closes, returning the system to its initial state with \( v = 0 \).
4. SPICE Implementation of Dynamic Device Model

Figure 3(b) shows a schematic of the dynamic device model that uses the nanowire electrothermal physics to model the evolution of the hot-spot resistance in time. In this model, the current $i_D$ in the inductor is compared to $I_{SW} - i_{ph} \times g$ where $g$ is a gain value that is set somewhat arbitrarily to 10, and is included so that in future implementations one can represent effects associated with photon energy. If the suppressed switching current is exceeded by $i_D$, a hot-spot is formed in the detector. This hot-spot is modeled as a resistor with a state variable, i.e. whose resistance $R_{HS}$ depends on the history of the current through the device. This resistor is implemented in SPICE as a current-dependent voltage source. The normal/superconducting phase of the device is tracked by using a DC voltage source in parallel with a resistor as a memory element. This tracking is not absolutely necessary, but is convenient for debugging and enhances understandability of the circuit. We will explain each component of the device model in more detail here.

To model the hot-spot growth, we used the Kerman electrothermal model[28]. This model has been experimentally verified in the range $L = 6 \, \text{nH}$ to $605 \, \text{nH}$ and with a load impedance of $20 \, \Omega$ to $1 \, \text{k\Omega}$ with device switching currents of $20 \, \mu\text{A}$. Outside this range, verification should be performed before relying on this model. However, this range encompasses typical SNSPD device parameters.

The expression in eq. (2) models the rate of change of the resistance of the nanowire with current. This expression goes to zero at $i_D = \sqrt{2/\psi I_{SW}} = I_{HS}$ and diverges at $i_D = \sqrt{1/\psi I_{SW}}$. The divergence originates because we fit to the phenomenological model in reference [28] and occurs beyond the range of experimental verification of that model. As a result, it is appropriate to simply eliminate the divergence mathematically, as described in Appendix B of the SOM.

In SPICE, the total device resistance can be calculated by integrating $dR_{HS}/dt$ in time. We performed this integral in the simulator by integrating a current on a capacitor. To do this, we created an ancillary circuit, disconnected from the main circuit, consisting of a current source and a capacitor. The current value of the source as well as the capacitance were set so that the voltage on the capacitor would correspond to the hot-spot resistance, integrated from eq. (2). The capacitance was $C = w/(2R_{SH} v_o)$ and the current source had value $f(i) = (\psi i^2/I_{SW}^2 - 2)/\sqrt{\psi i^2/I_{SW}^2 - 1}$. The voltage across the capacitor $v_C$ was then used in the main circuit to set the instantaneous resistance of the nanowire. We assigned negative $v_C$ values to correspond to zero hot-spot resistance, to ensure the hot-spot resistance could never be negative. The only purpose of the ancillary circuit was to perform this integral. This approach is common practice in SPICE modeling of thermal effects[33].

To complete the hot-spot model, a mechanism was required to permit hot-spot formation and the recovery of superconductivity in the primary circuit. To accomplish this set and reset function, a normally closed switch was used in parallel with the ancillary capacitor, such that $v_C$ was forced to zero except when a hot-spot was present.
The state of the nanowire (superconducting or with a hot-spot) was tracked by the small secondary ancillary circuit mentioned earlier. The complete hot-spot model including both ancillary circuits is shown schematically in fig. 3(b).

5. Parameter Extraction

Understanding the physical model of a device and modeling its qualitative behavior is inadequate for the goal of designing complex circuits that include superconducting nanowires. Accurate extraction of device parameters for use in the model is a key additional task. The values required to accurately model the device include geometric and material parameters, most of which can be ascertained from electrical tests.

The first key parameter required in the model is the sheet resistance $R_{\text{SH}}$ which can be estimated by a DC resistance measurement of a long nanowire at 20 K (2-point measurements are typically adequate because the sheet resistance is typically much larger than contact resistances in these materials). Room-temperature values differ from 20 K values by at most a factor of two, and thus room-temperature values can be used as approximate starting points, although low-temperature values might give more accurate results. Because the sheet resistance can vary with temperature at low temperatures for very thin films, an ideal measurement would suppress the superconductivity in the device with magnetic field and measure the resistance in the normal phase at the operating temperature. For nanowires with a high series inductance or large shunt impedance (or both), to first order the sheet resistance of the material only affects the slope of the rising edge, not the amplitude (the amplitude is simply $i_D R_L$, where $R_L$ is the load impedance), as nearly all the bias current is ultimately diverted from the nanowire in a switching event. As such, great care in extraction of sheet resistance values need not be taken for modeling simple nanowire circuits.

The second key parameter required is the material inductivity. This value can be measured directly as described in reference [25], or calculated from $T_C$ by using the expression for the kinetic inductivity per square of $\hbar R_{\text{SH}}/\pi \Delta$ where $\Delta$ is the superconducting gap which is related to $T_C$ by the BCS relation $\Delta \approx 1.76 k_B T_C$ [27]. $T_C$ is determined by measuring resistance vs. $T$ and recording the temperature at which the resistance drops to 10% of the pre-transition resistance.

The fractional error in the fabricated vs. nominal nanowire length is typically negligible, but not so for the width, which depends on the lithographic and etch parameters used in the fabrication process. Thus it is preferable to estimate the nanowire width electrically, either by using the known sheet resistance in combination with a resistance measurement of the wire, or by measuring the width of a number of wires with various nominal widths and fitting their resistances to a model in which a fixed offset from nominal width is assumed.

Two important electrical and electrothermal parameters that must be determined are $I_{\text{SW}}$ and $I_{\text{HS}}$. $I_{\text{SW}}$ can be determined by increasing the bias current and measuring
the current at which a voltage first appears across the device.* $I_{HS}$ can be measured by taking a complete $i$-$v$ curve of a nanowire (both while increasing and while decreasing $i_D$) and recording the level of the hot-spot plateau. $I_{HS}$ and $I_{SW}$ can then be used to calculate the Stekly parameter $\psi$ by observing that at $I_{HS}$ the hot-spot is stable, thus eq. (3) has a zero at this current. This argument implies that $\psi = 2(I_{SW}/I_{HS})^2$.

The substrate temperature can be estimated by using a well-constructed and calibrated thermal sensor attached to the stage holding the nanowire chip while ensuring adequate thermal contact between the chip and the substrate.

The only parameter remaining to be extracted is the capacitance $C$ in the ancillary circuit used to determine the hot-spot resistance. This capacitance can be expressed as:

$$C = w/(2R_{SH}v_o) = wc\sqrt{d}/(2R_{SH}\sqrt{h_c\kappa}).$$

which requires an estimate of the nanowire-to-substrate conductivity $h_c$, the nanowire thermal conductivity $\kappa$, and the volumetric heat capacity $c$.

The nanowire-to-substrate specific thermal conductivity $h_c$ can be estimated from other known parameters by using the expression $h_c = R_{SH}^2/(\psi d(T_C-T_s))$ which is readily derived from the expression for $\psi$ given in eq. (4).

The nanowire thermal conductivity $\kappa$ and volumetric heat capacity $c$ are difficult to determine experimentally. In this case, we settle for using the literature values summarized in [30]. It is somewhat reassuring that previous work[30] has successfully modeled devices electrothermally by using published values of these parameters, even though their accuracy across different materials, substrates, and measurement methodologies may be suspect. This circumstance is likely at least in part because of the relatively weak (square-root) dependence of $v_o$ on $h_c$ and $\kappa$.

Quantitative fits to experimental results might be used to further refine the correct model parameters. Certain aspects of device behavior would be particularly sensitive to various fitting parameters, for example the slope of the rising edge of the detection signal, if measured with sufficient precision, would perhaps give a better and more relevant estimate of the $\psi$ parameter than the method proposed above. Similar, fitting the model to observed latching thresholds might be an alternative approach to determining the thermal constants of the system. However, one would have to be careful not to include systematic errors in this process, as it would have a weaker connection to the underlying physics of the model. This approach could be pursued in future work.

6. Examples

To illustrate the power of these models, we tested them on a number of example circuits. The examples we describe in detail include the SNSPD, SNAP, and a photon-number-
A Superconducting Nanowire can be Modeled by Using SPICE

resolving (PNR) detector. The SNSPD example is discussed in the main body of the paper, while the SNAP and PNR examples are discussed in the SOM.

For all examples aside from the basic photodetection example, we used the dynamic device model. For the basic photodetection example, we compared the dynamic device model, the curve-fit model, and the more traditional full electrothermal device model[8] to experimental data.

There are a number of aspects of the devices that our simple SPICE model replicates, including latching, the influence of device inductance and load impedance on the electrical reset time, relaxation oscillations that result from driving the device above $I_{SW}$, and the excess bias current that is known to result when the device output is capacitively coupled to its output resistor[35]. We explore these aspects in the following subsections.

6.1. Basic Photodetection by SNSPD

Figure 4 and fig. 5(b) shows the results of simulating a basic SNSPD with the models described here. We include a comparison of the basic curve-fit model, the dynamic device model in fig. 4, and the traditional finite-difference-based model. A comparison of the dynamic device model and an experimental result is included in fig. 5(b).

![Figure 4](image)

**Figure 4.** Comparison of voltage output pulses from basic curve-fit and full dynamic models. Inset illustrates the rising edge, where the difference is most noticeable. The curve-fit model assumed current-independent inductance of 130 nH, while the dynamic model assumed zero-current inductance of 130 nH. Both models were performed using a 50 $\Omega$ load, 15 $\mu$A bias current, and a 20 $\mu$A $I_{SW}$. All other parameters were as specified in text.

To verify the properties of the devices, we observed the characteristic rise and decay time of the edges of the photon pulses by using the basic-curve-fit model. In this model, the rising edges are very fast because the resistance of the device in the normal state is 10s of k$\Omega$s at least. As a result the time constant over which the current changes after $S_1$ opening will be in the few-picosecond range. The falling edges follow the usual
A Superconducting Nanowire can be Modeled by Using SPICE

\[ i_B \]

\[ 72 \text{nH} \]

\[ 2.7 \text{nH} \]

\[ 1.5 \text{nF} \]

\[ 50 \Omega \]

\[ v \]

\[ \alpha v \]

\[ 50 \Omega \]

\[ 2.7 \text{nH} \]

\[ 1.5 \text{nF} \]

\[ (a) \]

\[ (b) \]

---

**Figure 5.** (a) Circuit including readout of SNSPD pulse. The output load was based on cascading two bandpass filters whose parameters were extracted from the measured transfer-function characteristics of amplifiers used in our experiments. A \( \sim 72 \text{nH} \) inductor was included in series with the SNSPD to control latching. \( \alpha \) is a gain factor, and can be negative depending on the desired direction of the output signal. (b) Comparison of full dynamic model and experiment using \( T_C = 11.4 \text{K}, T_{\text{sub}} = 2.7 \text{K}, R_{\text{SH}} = 429 \Omega/\square \) at room temperature, \( w = 50 \text{nm}, \) nanowire length \( \lambda = 128 \mu\text{m} \) giving an estimated inductance of \( 62.5 \text{nH}, J_{\text{SW}} = 7.2 \mu\text{A}, i_D = 6 \mu\text{A} \). Inductances were calculated by using sheet resistance at room temperature, the measured critical temperature, and the nominal device dimensions rather than measured dimensions, and are thus not expected to be particularly accurate.

much-longer time constant set by the inductance of the device and the input resistance of the readout circuit. We further observed the effect of blocking, in which closely-spaced photons result in fewer pulses, as subsequent photons are not detected because of suppressed current in the nanowire during the photon arrival event.

We used the electrical parameters estimated from experiments and the device presented in [7] for a large-area SNSPD. We additionally measured the scattering parameters of the amplifiers used to readout the device and built a simple LRC circuit
A Superconducting Nanowire can be Modeled by Using SPICE

model of the amplifier based on those parameters. The resulting filter model is shown in fig. 5(a).

We inserted a pulse at the gate port to observe the basic switching and appropriate reset of the device. We point out that one could also use a script to generate photon-arrival events with appropriate Poisson statistics, and input these events into the gate to simulate random photon arrival processes from a laser source. This procedure could be useful to better understand the dynamic range and blocking loss associated with the device.

As shown in fig. 4, the voltage across the load resistor shows the expected pulse shape with approximately exponential decay. In the inset, we compare the rising edge of the dynamic device model output with the curve-fit model output. The dynamic device model accounts for the finite rising time of the pulse. We also show the results of the traditional electrothermal finite-element-based model for this device. This model is substantially more complex, including temperature dependence of various parameters, and thus is not expected to agree perfectly with the model used here.

6.2. Relaxation Oscillations in SNSPD

As a confirmation that both of our models can reproduce relaxation oscillations known to occur in over-biased SNSPDs[36], we simulated an over-biased device with $i_D = 1.05I_{SW}$ and observed the expected oscillations. These oscillations occur when an overbiased detector forces current out of the nanowire long enough for the device to cool. Eventually, the current returns to the device, the device switches and the cycle repeats.

![Figure 6. Voltage across load resistor $v_L$ vs. time for an over-biased nanowire, showing characteristic relaxation oscillations whose period depends on the device inductance and load impedance (in this case set to 25 Ω). In this biasing condition, the input photon pulses have minimal effect.](image-url)
6.3. AC-Coupled Readout of SNSPD

One of our key purposes in creating this model was to enable study of the effect of the readout circuit on SNSPD performance. As an example of this influence, we simulated the effect of a capacitor in series with the output load. This effect leads to back-biasing: a count-rate-dependent bias-current variation in the device. This effect was first described in [35], and then described again in more detail in [37].

To replicate the back-biasing effect, we performed a simulation where we included a more realistic model of the output load. The full model is described in fig. 5(a) and was extracted by fitting a simple band-pass design to the observed low- and high-frequency roll-off of our amplifiers. Performing a $\sim 1\, \mu$s transient simulation, we observed a clear transition from a pulsing regime to a relaxation-oscillation regime and then to a latching regime. We understand this transition as being the result of the bias current steadily rising as the capacitor started to discharge back into the SNSPD. An observed steady increase in pulse amplitude in the pulsing regime and a DC offset in the oscillating regime provided further confirmation of this understanding. These data are shown in the SOM accompanying this paper.

6.4. Latching of SNSPD

When SNSPDs are biased close to their critical current and connected to a load, the timescale of electrical restoration of their current can be so fast that the current bias can be restored before the device has cooled completely. In that case, the device can switch back into the normal phase and latch into a stable resistive state. In this state, the device is not sensitive to future photon-arrival events. We refer to this process as latching.

The device was simulated using parameters consistent with latching by using the full dynamic model. The simulation circuit along with simulation results appear in fig. 7. The results showed that, as expected, latching occurred with increasing load resistance. The threshold for latching was between 185 $\Omega$ and 190 $\Omega$. These results are consistent with previous electrothermal simulations[8] and experimental results.[28]

7. Discussion

Of course it is not possible to model every aspect of the device physics in any circuit model. Here we discuss some of the advantages and known failings of our model, and suggest some approaches that might refine the model further.

First and foremost, the entire theoretical framework on which the model is phenomenological, as described in [28]. Thus, this model at best only approximates the device electrical characteristics.

Nonetheless, the model has two key advantages over other modeling options: (1) convenience, and (2) speed. Because free and simple implementations of SPICE exist (e.g. LTspice[13]), this model can be quickly and conveniently applied. This
A Superconducting Nanowire can be Modeled by Using SPICE

Figure 7. Nanowire hot-spot resistance as a function of time after a photon arrival event occurring at $t = 20\text{ ns}$. The simulation exhibits a transition from a non-latching (self-resetting) domain to a latching domain as the load resistor is increased, corresponding in a decrease in the electrical reset time. The following parameters were used for this simulation: $I_{SW} = 20\, \mu\text{A}$; bias current $i_D = 15\, \mu\text{A}$ via a voltage source in series with a $100\, \text{k}\Omega$ resistor. $L_o = 130\, \text{nH}$; $w = 100\, \text{nm}$; $d = 4\, \text{nm}$; $h\nu = 50,000\, \text{W/m}^2\text{K}$, $\kappa = 0.108\, \text{W/mK}$; $c = 4400\, \text{J/Km}^3$; $R_{SH} = 400\, \Omega$/square, $T_{sub} = 2\, \text{K}$; $T_C = 10.5\, \text{K}$.

convenience may be particularly valuable when integrating nanowires with more complex semiconducting and superconducting readout circuitry.

In addition, while a typical electrothermal simulation of a multi-element device (e.g. a SNAP circuit) can take $\sim 1\, \text{min per 100 ps}$ on typical laptop computers, the SPICE implementation takes only a fraction of a second.

With the convenience of SPICE implementation comes certain disadvantages in terms of accuracy and completeness of the model. One key factor that is missing from the model we have presented is a treatment of the temperature-dependence of the thermal device parameters, as well as the possibility of multiple systems (e.g. electron, phonon) with various temperatures and couplings. These omissions can have important consequences for some designs, and for achieving consistent quantitative agreement with thermal effects such as latching and after-pulsing. Thus far, we have not needed to deal with these additional complications, but we expect ultimately it will be important to do so. The temperature dependence of the normal resistance and the thermal parameters is of particular concern at lower temperatures, where this dependence could slow down thermal equilibration. Extensive experimentation would be required to accurately determine the temperature dependence of these parameters.

In addition, the electrothermal physics that describes the device operation has only been rigorously tested for NbN-based devices. WSi[38] and NbTiN[39] devices have not yet been studied in detail in this regard, and the relevant physical parameters for these materials are not yet known, so one should approach modeling of these devices with
A Superconducting Nanowire can be Modeled by Using SPICE

Still one more important factor is the accurate treatment of the microscopic electrodynamics of the system. For small-area detectors, the lumped-element model that we use throughout may be accurate, but for longer nanowires it is possible that there are non-trivial dynamics introduced that are not accounted for in the lumped-element model. In particular, it would be interesting to examine whether parasitic capacitance plays an important role, particularly in limiting the initial rate of hot-spot expansion. This capacitance could provide an alternative path for current across the wire in the moments immediately after hot-spot formation. Thus, inclusion of parasitics in the model would be a valuable next step in refinement of the model.

As a final word of caution, SPICE as a framework for circuit modeling is somewhat limited. Indeed professional design efforts would more commonly use a higher-level design language such as Verilog A. Translation between SPICE and Verilog A is straightforward (indeed, parts of this model originated in Verilog A before being transferred to SPICE), and would be a worthwhile extension of this work.

8. Conclusions

The central result of this work is the demonstration of an accurate and convenient SPICE-based circuit model of a superconducting nanowire across a technologically useful range of materials and device dimensions.

It may be useful at this point to state concisely the scope and limitations of the model. The model correctly estimates nanowire-switching effects including: (1) rise time of the signal; (2) signal amplitude; (3) reset of the device (with the exception of afterpulsing); and (4) latching of the nanowire. It does not correctly model the electromagnetic propagation delay of the signal, nor does it model afterpulsing. Nonetheless, the aspects that it successfully models include the majority of important properties of the wires, and the model is thus of practical utility in designing future nanowire-based circuits.

The electrical[24] and electrothermal models[8, 28] of SNSPDs and their impact on device performance[30] were well-understood prior to our work here. Thus one might assume that there is little additional utility that we could hope to glean from a new implementation of these models. However, the convenience and accessibility of SPICE-based circuit modeling permits rapid design development, and thus serves to facilitate future nanowire device development.

In future work, various additional aspects of the device operation could be incorporated into the model. For example, it should be possible, by including electrical noise in the triggering sense current $i_1$ and varying the value of the photon-event current $I_{ph}$, to observe a dependence of device efficiency on bias current using this model. A comparison of this dependence to the experimentally observed dependence of efficiency on different photon energies would help illuminate the origin of the shape of that dependence which remains a topic of academic and practical interest to the
A Superconducting Nanowire can be Modeled by Using SPICE

field[40, 31, 41].

Electrical noise inclusion may also help in modeling jitter. A number of recent results suggest that jitter may in part be due to the presence of noise in the pulse amplitude accompanied by a finite pulse slew rate on its rising edge[42, 43, 19]. As a consequence, we expect that the dependence of device jitter on bias current and device architecture could be at least partially explained by this model given an accurate estimate of the circuit noise in the device.

The model also enables estimates of power dissipation in the device by considering the current and voltage at the device terminals (clearly current and power in the ancillary circuits should not be included in such a calculation). This treatment could be useful in the future in estimating thermal loads for systems using realistic multi-nanowire circuits (e.g. in detector arrays).

As a consequence of this model, we expect it will be possible to develop similar models for related electrical components such as the three-terminal superconducting nanowire amplifier[9], and the nanowire cryotron (or nTron)[10] circuits. We also expect further refinements of the model to be possible and indeed necessary as these devices develop in sophistication and the need for more accuracy follows.

9. Acknowledgements

The research was based in part upon work supported by the Office of the Director of National Intelligence (ODNI), Intelligence Advanced Research Projects Activity (IARPA), via contract W911NF-14-C0089. Additional support was provided by the National Science Foundation under contract numbers ECCS-1509486 and CCCS-1351744. A portion of the research was sponsored by the Army Research Office (ARO) and the Office of Naval Research and was accomplished under Cooperative Agreement Number W911NF-16-2-0192. Further support was provided by the Office of Naval Research grant N00014-15-1-2417. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the Army Research Office or the U.S. Government. The U.S. Government is authorized to reproduce and distribute reprints for Government purposes notwithstanding any copyright notation herein. We gratefully acknowledge several early users of the model who found bugs or contributed helpful discussion and criticism including Brenden Butters, Daniel Gauthier, Andrew Wagner, Emily Toomey, Andrew Dane, and Di Zhu.

References

A Superconducting Nanowire can be Modeled by Using SPICE


[13] Ltspice xvii(x64)

[14] Wrspice circuit simulation system release 4.1.7

[15] Jewett R 1982 *UCB/ERL Internal Memoranda 2G5*


[31] Engel A and Schilling A 2013 *Journal of Applied Physics* **114** 214501


[34] Clem J and Berggren K K 2011 *Physical Review B* **84** 174510


Supplementary Online Material

Appendix A. Thermal Modeling and After-pulsing

Our model can include the effects of thermal relaxation in the superconducting state in certain circumstances, at least qualitatively. This physical process can result in after-pulsing of SNAP detectors. Because the critical current is suppressed by the elevated temperature in the superconducting state, current in the nanowire can exceed the critical current, resulting in a second switching event into the normal phase, occurring without a corresponding photon absorption event.[1]

In a one-dimensional electro-thermal model of superconducting nanowire, the time-space-dependent heat equation is:

\[ J^2 \rho + \kappa \frac{\partial^2 T}{\partial x^2} - \frac{h_c}{d} (T - T_S) = c \frac{\partial T}{\partial t} \]  \hspace{1cm} (A.1)

where \( J \) is the current density. However, SPICE cannot integrate this partial differential equation directly. Here, we describe some assumptions and approximations that we used to simplify the equation into one that was easily solved in SPICE.

First, we assumed that the normal region of the resistive wire was uniform in temperature. This assumption was justified because the cooling along the length of the nanowire (the second term on the left hand side of the above equation) only affects the temperature significantly at the beginning of the heating process, when the resistive region is at its shortest and the current in the nanowire is at its highest. We were thus able to remove this term and instead include this effect phenomenologically as a reduction of Joule heating by a dividing scaling factor \( \beta \). With this simplification, the temperature in equation (A.1) became only time dependent and can be written as:

\[ \frac{J^2 \rho}{\beta} - \frac{h_c}{d} (T - T_S) = c \frac{\partial T}{\partial t}. \] \hspace{1cm} (A.2)

First-order differential equations of this form can be integrated in SPICE by mapping them into the form of the time evolution of a first-order circuit, which we call the pseudo-circuit. In our case, we use an \( RC \) pseudo-circuit connected in parallel with a current source \( I \). The circuit equation we used was:

\[ I - \frac{v_c}{R} = C \frac{dv_c}{dt}. \] \hspace{1cm} (A.3)

where \( R \) is the resistance of a thermal pseudo-resistance and \( v_c \) is the pseudo-voltage across the thermal pseudo-capacitor with capacitance \( C \).
Then, we changed the heat equation into a SPICE-calculable format, namely

\[ \frac{J^2 \rho}{\beta} \frac{d}{d} T_S - \frac{T}{(d/h_c)} = c \frac{\partial T}{\partial t}. \quad (A.4) \]

Comparing equations (A.3) and (A.4), the heat equation can be represented in a circuit language by writing

\[ I = \frac{J^2 \rho}{\beta} + \frac{h_c}{d} T_S, \quad (A.5) \]

where \( R = d/h_c \), and \( C = c \). This model allowed us to estimate the hottest temperature in the nanowire after it has returned to the superconducting state. To determine whether \( I_{SW} \) is then exceeded, we need to use the phenomenological expression for \( I_{SW} \) presented in [2] of

\[ I_{SW}(T) = I_{SW}(0) \left( 1 - \left( \frac{T}{T_C} \right)^2 \right)^2 \]

where \( I_{SW}(0) \) is the switching current of the nanowire at 0 K, and can be derived from the critical current of the nanowire measured at the bath temperature.

By using this approach, we were able to replicate in simulation the known after-pulsing effect[1]. However, we discovered that the behavior was somewhat sensitive to the choice of the \( \beta \) fitting parameter (which ranged from 2-5 for the test situations we examined). We have not made a rigorous comparison of this approach to experimental performance, and we believe a more thorough distributed treatment of heating effects may be worthwhile to accurately deal with such effects.

We studied a configuration that exhibited after-pulsing for two device configurations. When the kinetic inductance of the nanowire was set to 100 nH, a small peak appeared during the recovery. When the reset time of the nanowire was reduced by reducing its kinetic inductance to 20 nH, the slower thermal relaxation caused several trigger events after photon detection and finally pushed the nanowire into a latched state. Without including this thermal relaxation effect, the nanowire did not latch in this situation. However, we determined that this behavior was extremely sensitive to the choice of model parameters, and were not able to verify the parameters against experimental results. More work is thus needed in order to be able to rely on the models in this situation.

Appendix B. Removing Divergence in the Electrothermal Model

The phenomenological electrothermal model used throughout this paper and described in equation (3) is only valid when the denominator is real, i.e. when \( \psi i^2 / I_{SW}^2 > 1 \). The expression thus cannot be used in SPICE, because continuity is broken at \( i = i_{pole} = I_{SW} / \sqrt{\psi} \). This model also cannot accommodate currents less than \( i_{pole} \), and thus we have to find a substitute expression that more realistically models the low-current behavior of the hot-spot.
To accommodate this practicality, we modified equation (3) by using an arbitrary small offset $\delta$ in the denominator and took the real part of the square root. The resulting alternative expression to (3) is

$$\frac{dl_n}{dt} = v_0 \frac{(\psi_i^2/I_{SW}^2 - 2)}{\sqrt{((\psi_i^2/I_{SW}^2 - 1) + |\psi_i^2/I_{SW}^2 - 1|)/2 + \delta}},$$

where $\delta$ is real and $\delta << 1$. This correction closely approximates equation (3) when $\psi_i^2/I_{SW}^2 > 1$, but is continuous and monotonically decreasing through $\psi_i^2/I_{SW}^2 \leq 1$.

From the electrothermal model, the hot-spot resistance $R_{hs} = R_{SH}l/w$ decreases rapidly when the current along the wire drops below $I_{HS}$. The typical temporal profile of $R_{hs}(t)$, is asymmetric (faster on the falling edge than the rising edge). By choosing $\delta$ to be too large in equation (B.1), the collapse speed of the hot-spot can be reduced. If $\delta$ is chosen to be less than 0.01, the cooling rate converges to a sharp drop-off. The rapid cooling is essential to preventing the nanowire from latching, but it is important to realize that $\delta$ is purely a convenience necessary to ensure convergence of the model, and that it has no physical meaning within the context of the work presented here.

Appendix C. SNAP Simulations

SNAPs are parallel arrays of nanowires that can be used to provide similar performance to standard SNSPDs, but with larger signal voltages[3] and reduced reset times,[4] making readout easier and improving performance in certain applications. However, the devices must be appropriately biased and choked (with inductors) to realize ideal performance, and even then they can be subject to non-idealities. We replicated basic SNAP operation and observed some characteristic behavior of these systems.

A 4-SNAP consists of four parallel nanowires configured so that a photon arrival in one wire will, under the correct bias conditions, cause hot-spots to form across all four nanowires. The resulting increased diverted current to the load results in an increased signal level, which is one of the key advantages of the SNAP architecture.

Using these SPICE models, we confirmed the basic operation of a 4-SNAP circuit and the increased output signal with appropriate choke inductor and a simple 50 $\Omega$ load resistor.

The basic schematic and results for the simulation are shown below:

Figure C2 illustrates that the simulated SNAP showed amplitude scaling linearly with the number of SNAP components as expected.

We then investigated some more subtle effects associated with SNAPs. When the bias current was below the device avalanche current, we observed reduced-amplitude pulses that correspond to feed-through to the load from partial firing events. This undesirable behavior correctly reflects one of the key concerns in 4-SNAP design and testing.
Appendix D. 4-Element Photon-Number-Resolving-Detector Test

In recent work, a variety of approaches for photon-number-resolving (PNR) detectors using SNSPDs that require complex circuit architectures have been proposed\cite{5, 6}. In this section, we attempt to simulate one of these schemes \cite{6}, to show the utility of the model for exploration and discovery of novel applications. We suggest that the existence of this model could greatly simplify the search for such architectures in the future.

The circuit schematic for the desired scheme is shown below in fig. D1. It consists of a stack of SNSPDs, each of which has a resistor in parallel with it. When the device fires, a voltage pulse is generated which is observed at the output. Because the various detectors operate approximately independently, the voltage pulses will sum if multiple
Figure C2. Voltage in 50Ω output resistor for various SNAPs (2-, 3-, and 4-) relative to an SNSPD in a similar circuit environment. A 100 nH choke inductor was used to prevent latching. The full dynamic model was used with the following parameters for this simulation: $I_{SW} = 20 \mu A$; bias current $i = 18 \mu A$ via a 1.8 V voltage source in series with a 100 kΩ resistor. $L_o = 50 \text{nH}$; $w = 100 \text{nm}$; $d = 4 \text{nm}$; $h_c = 50.000 \text{W/m}^2\text{K}$, $\kappa = 0.108 \text{W/mK}$; $c = 4400 \text{J/Km}^3$; $R_{SH} = 400 \Omega/\Box$, $T_{sub} = 2 \text{K}$; $T_C = 10.5 \text{K}$.

In fig. D2, we show the simulated output of the circuit. The pulse amplitude corresponds exactly to what is expected in terms of pulse amplitude, with pulse amplitude increasing linearly with number of detectors firing.

**Appendix E. Effect of High Count Rates on Shifting Detector Bias Point**

We have simulated the effect of back-bias current coming from discharge of a capacitive load, and observed that it lead to latching of the device, or at least a requirement to lower the DC bias current. This effect is discussed further in the main text. Here we provide the circuit model and the observed detector operation.

**Appendix F. SPICE Material**

We provide here the SPICE code containing the relevant models. Additional online files (including symbol files and examples) are available from [https://github.com/karlberggren/snspd-spice](https://github.com/karlberggren/snspd-spice) as well as in the online-supplementary media files attached to this document.

** SNSPDLibrary **

* This library contains subccts and
* parameters needed to model an
**Figure D1.** Electrical schematic showing architecture of a 4-element photon-number-resolving detector based on SNSPDs as described in [6]

**Figure D2.** Plot of output voltage vs. time for photon sequence described above. Incident photon pattern was 4,1,2,1,3,1,2,1,4,1,2,1,3,1,2,1, as reflected in the pulse amplitudes.
**Figure E1.** Schematic diagram showing the circuit used for simulating the effect of a capacitive load. The detector has a 100 nH inductance and a 20 µA critical current.

![Schematic diagram](image)

**Figure E2.** Plot of voltage at output as a function of time. Photons arrive every 20 ns, however soon after the start of photon arrival, the mean bias level shifts due to back-biasing from the capacitor. At that point the detector starts to become overbiased and relaxation oscillations begin. Eventually the device latches. This effect is routinely observe experimentally at high photon count rates in detectors.

* snspd. Specifically there are two
  * nanowire models that simulate the
    * superconducting nanowire’s physical
    * response to a photon.

* The nanowireBCF (Basic Curve Fit)
  * model uses a group of switches
    * parallel to a variable resistor
    * to trace the i-v and pulse
    * curves of a nanowire.

* The nanowireDynTherm (Dynamic Thermal)
  * model uses sets of ancillary circuits to
    * calculate and simulate the behavior
    * of a nanowire. Each subcircuit is
    * embedded into an snspd subcircuit that
    * uses current pulses to simulate the
    * arrivals of a photons.

*****************************************************************************
* nanowireBCF
  * basic curve-fitting-based model
  * of a nanowire
  * gate: 1 uA in 2 ps pulse=photon
  * only connect to current source
  * drain: one terminal of channel
  * source: other terminal of channel

-------------------------------
.subckt nanowireBCF gate gatereturn drain source
+Lind=100n Isw={Jc*width*thickness*C}
+width=100n thickness=4n sheetRes=400
+Tc=10.5 Tsub=2 Jc=50G C=1
  *Jc at T=Tsub in units of amps/m2
  *sheetRes has units of ohms/sq
  *Tc is critical temp and has units of K
  *Tsub is substrate temp and has units of K
  *C is constriction factor

*Dimensions
.PARAM length={width*Lind/inductivity}
.PARAM squares={length/width}

*Thermal Parameters
.PARAM kappa = 0.108
  * thermal conductivity
  * in W/m K
.PARAM heatCapacity = 4400
  * heat capacity per unit
  * volume in J/m^3 K
.PARAM hc = 50k
  * hc is the thermal conductivity
  * of the surface, units of W/m^2 K

*Electrical/Superconducting Parameters
.PARAM inductivity = {1.38p*sheetRes/Tc}
  * units of H/square
.PARAM minSquares = 2
  * # of squares for min resistance
.PARAM maxSquares = 10
  * units of ohms/square
.PARAM psi={sheetRes*(Jc*thickness)**2 /(hc*(Tc-Tsub))}
psi is the Stekly parameter.
.PARAM f={sqrt(2/psi)}

quantify hysteresis of Ihs vs Isw
.PARAM Ihs={f*Isw}

hotspot current level

Unitless Parameters
.PARAM gain={10}

factor photon signal gets multiplied by
.PARAM epsilon = {0.01}

provides margins for switching

MAIN CIRCUIT

channel Inductor
L1 drain N1 Flux={Lind}/(2.0*cos(0.67*asin(0.6*x/{Isw}))-1))*x Rser = 1e-10

photodetection-event current sensor
V1 N1 N2 0

photodetection event current
B2 N2 N1 I=IF(I(V1)>0,gain*I(R3),-gain*I(R3))

hotspot plateau current source
B1 N2 source I=IF(v(n2,source)>0,Ihs,-Ihs)

hotspot limiting resistor
R2 N2 source {maxSquares*sheetRes}

gate input resistor
R3 gate gatereturn 1

current sense switch, detects photon arrival
actuates in the i>0 range
W1 N2 N3 V1 currentSwitch OFF
actuates in the i<0 range
W2 N3 N4 V1 negCurrentSwitch ON
.PARAM hiIthresh = {Isw}
.PARAM loIthresh = {Isw *(f+epsilon)}

model goes normal above hiIthresh and resets below loIthresh
.model currentSwitch CSW(Ron=1e9 Roff=.01 It={hiIthresh+loIthresh}/2) Ih={hiIthresh-loIthresh}

model goes normal below -hiIthresh and resets above -loIthresh
.model negCurrentSwitch CSW(Ron=.01 Roff=1e9 It={-(hiIthresh+loIthresh)/2} Ih={hiIthresh-loIthresh/2})

* voltage sense switches
* actuates in the v>0 range
S1 N4 N5 N2 source voltageSwitch OFF
* actuates in the v<0 range
S2 N5 source N2 source negVoltageSwitch ON

.PARAM Vthresh={minSquares*sheetRes*Ihs}
.model voltageSwitch SW(Ron=1e9 Roff=.01 Vt={Vthresh} Vh=0)
.model negVoltageSwitch SW(Ron=.01 Roff=1e9 Vt={-Vthresh} Vh=0)
.ends nanowireBCF

*************************************
* nanowireDynamic *
* full dynamic model of nanowire *
* gate: 1 uA in 2 ps pulse=photon *
* only connect to current source *
* drain: one terminal of channel *
* source: other terminal of channel *
*************************************

.subckt nanowireDynamic gate gatereturn drain
+ source params: Lind=100n Isw={Jc*width*thickness*C} width=100n thickness=4n
+ sheetRes=400 Tc=10.5 Tsub=2 Jc=50G C=1
  *Jc at T=Tsub in units of amps/m2
  *sheetRes has units of ohms/sq
  *Tc is critical temp and has units of K
  *Tsub is substrate temp and has units of K
  *C is constrition factor

*Dimensions
.PARAM length={width*Lind/inductivity}
.PARAM squares={length/width}

*Thermal Parameters
.PARAM kappa = 0.108
  * thermal conductivity W/m K
.PARAM heatCapacity = 4400
  * heat capacity J/m^3 K
.PARAM hc = 50k
* thermal conductivity of surface W/m² K

*Electrical/Superconducting Parameters

.PARAM inductivity = {1.38p*sheetRes/Tc} * H/square
.PARAM minSquares = {1/sheetRes} * # squares for minimum resistance
.PARAM Rnorm = {sheetRes*squares} * units of ohms/square
.PARAM psi={sheetRes*(Jc*thickness)**2/(hc*(Tc-Tsub))} * psi is the Stekly parameter.
.PARAM vo={sqrt(hc*kappa/thickness)/heatCapacity} * vo is characteristic velocity

.PARAM Ihs={sqrt(2/psi)*Isw}
.PARAM Vthresh={minSquares*sheetRes*Ihs}
.PARAM rho={sheetRes*thickness}

*Unitless Parameters

.PARAM gain={10} * factor photon signal gets multiplied by
.PARAM delta={0.005} * a small offset value for avoiding * singularity in hotspot velocity

** MAIN CIRCUIT **

*channel inductor
L1 drain N1 Flux=({Lind}/(2.0*cos(0.67*asin(0.6*x/{Isw}))-1))*x Rser = 1e-100

* hotspot resistor
B1 N1 source V=(v(N3)+abs(v(N3)))/2*i(L1) * v(N3) is resistance of hotspot

* hotspot limiter
R1 N1 source {Rnorm} * prevents channel resistance from * increasing without bound
** S/C SENSE SUBCIRCUIT **

** Superconducting to Resistive Transition **

* dependent source used to store state

B2 N2 0 V=if((abs(i(L1))>Isw-gain*+
+abs(i(R3))|(abs(v(N1)-v(source))>{Vthresh}),1,0)
R2 N2 0 1
  * v(N2) is 0 if wire s/c, 1 if not

** HOTSPOT GROWTH INTEGRATOR SUBCIRCUIT **

* dependent current source that represents
  hotspot S-N boundary velocity

B3 0 N3 I=if(v(N2),((psi*(i(L1)/Isw)**2-2)
+/(sqrt(((psi*(i(L1)/Isw)**2-1)+abs(psi*
+(i(L1)/Isw)**2-1))/2)+delta)),0)

* capacitor that integrates hotspot velocity

C1 N3 0 {(width)/(2*sheetres*vo)}
  * hotspot resistance is v(N3)

* switch that shorts capacitor to ground when
  superconductivity is restored

S1 N3 0 N2 0 Srestore OFF
.model Srestore SW(Vt={0.5V} Roff=1m Ron=10G)
.ends nanowireDynamic

References
